



**Frequently Asked Questions (FAQ)
for MIPI I3C[®] v1.1.1
& MIPI I3C BasicSM v1.1.1**

**FAQ Version 1.0
4 September 2021**

MIPI Board Approved 4 September 2021 – Approved for Public Release
Public Release Edition

NOTICE OF DISCLAIMER

The material contained herein is provided on an “AS IS” basis. To the maximum extent permitted by applicable law, this material is provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material and MIPI Alliance Inc. (“MIPI”) hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of negligence. ALSO, THERE IS NO WARRANTY OR CONDITION OF TITLE, QUIET ENJOYMENT, QUIET POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD TO THIS MATERIAL.

IN NO EVENT WILL ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY OTHER AGREEMENT RELATING TO THIS MATERIAL, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled by any of the authors or developers of this material or MIPI. Any license to use this material is granted separately from this document. This material is protected by copyright laws, and may not be reproduced, republished, distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related trademarks, service marks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance Inc. and cannot be used without its express prior written permission. The use or implementation of this material may involve or require the use of intellectual property rights (“IPR”) including (but not limited to) patents, patent applications, or copyrights owned by one or more parties, whether or not members of MIPI. MIPI does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any IPR or claims of IPR as respects the contents of this material or otherwise.

Without limiting the generality of the disclaimers stated above, users of this material are further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the contents of this material; (b) does not monitor or enforce compliance with the contents of this material; and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance with MIPI specifications or related material.

Questions pertaining to this material, or the terms or conditions of its provision, should be addressed to:

MIPI Alliance, Inc.
c/o IEEE-ISTO
445 Hoes Lane, Piscataway New Jersey 08854, United States
Attn: Managing Director

Special Note Concerning MIPI I3C and MIPI I3C Basic

As described in the I3C Basic specification, certain parties have agreed to grant additional rights to I3C Basic implementers, beyond those rights granted under the MIPI Membership Agreement or MIPI Bylaws. Contribution to or other participation in the development of this FAQ document does not create any implication that a party has agreed to grant any additional rights in connection with I3C Basic. Consistent with the statements above, nothing in or about this FAQ document alters any party’s rights or obligations associated with I3C or I3C Basic.

Contents

1	Introduction	1
2	Frequently Asked Questions	3
	General Questions	4
2.1	Introduction to MIPI I3C	4
Q1.1	What is MIPI I3C and I3C Basic?	4
Q1.2	What does the I3C acronym mean?	4
Q1.3	Why is MIPI I3C being introduced?.....	4
Q1.4	What are the main features of MIPI I3C?	4
Q1.5	For which applications or use cases is I3C intended to be used?.....	4
Q1.6	How can the MIPI I3C specifications be obtained?.....	4
2.2	Migration from Legacy I²C or Other Buses	5
Q2.1	Why replace I ² C with I3C?.....	5
Q2.2	Does I3C use less power than I ² C?	5
Q2.3	How is I3C different from I ² C?.....	5
Q2.4	Why replace SPI (Serial Peripheral Interface) with I3C?	5
2.3	I3C Versions and Releases	5
Q3.1	What is new in I3C v1.1?.....	5
Q3.2	What are the required features in I3C v1.1 vs. I3C 1.0?	6
Q3.3	Are there any I3C v1.0 features that are not supported in I3C v1.1 and beyond?	6
Q3.4	What is new in MIPI I3C v1.1.1?	6
Q3.5	Is I3C v1.1.1 compatible/interoperable with I3C v1.1?	7
Q3.6	What is new in I3C Basic v1.1.1?.....	7
2.4	Up and Coming	7
Q4.1	What future MIPI specifications will be leveraging I3C?.....	7
Q4.2	Are there any impending fixes or errata for MIPI I3C v1.0 or I3C Basic v1.0 that should be applied now?	8
Q4.3	Are any revisions to MIPI I3C v1.0 expected?	8
Q4.4	Are there any impending fixes or errata for MIPI I3C v1.1 that should be applied now?	8
Q4.5	Are any revisions to I3C v1.1 expected?	9
Q4.6	Are any revisions to I3C v1.1.1 expected?	9
Q4.7	Are there any impending fixes or errata for I3C v1.1.1 and I3C Basic v1.1.1 that should be applied now?	9
Q4.8	What new features, if any, are coming to MIPI I3C?.....	9
2.5	Naming and Terminology	10
Q5.1	What is an I3C “Controller” Device, and why was the I3C “Master” Device renamed?	10
Q5.2	What is an I3C “Target” Device, and why was the I3C “Slave” Device renamed?	10

2.6	Implementation: Ecosystem.....	11
Q6.1	Who is defining the MIPI I3C Specifications?	11
Q6.2	Is anyone currently using I3C?	11
Q6.3	What is the availability of development hardware for I3C prototyping, including FPGAs?.....	11
Q6.4	What is the I3C IP core availability in the market?	11
2.7	Implementation: As a System Designer	12
Q7.1	What is the maximum capacitance load allowed on the I3C Bus?	12
Q7.2	What is the maximum wire length for I3C communication?	12
Q7.3	Can I ² C repeaters be used for I3C?.....	12
Q7.4	Will the I ² C devices respond to I3C commands?.....	12
Q7.5	How are communication conflicts resolved on the I3C Bus?	12
Q7.6	Can I3C Devices cause the communication Bus to hang?.....	12
Q7.7	Will all I3C Devices be compatible with all CCCs?.....	12
2.8	Implementation: As a Software Developer	13
Q8.1	Are there any companion MIPI I3C Specifications that enable software development? 13	
Q8.2	Are there software libraries available for I3C?.....	13
2.9	Interoperability Workshops.....	14
Q9.1	What is a MIPI I3C Interoperability Workshop?	14
Q9.2	What is the output from a MIPI I3C Interoperability Workshop?.....	14
Q9.3	Are MIPI I3C Interoperability Workshops an ongoing activity?	14
Q9.4	Who can attend or participate in a MIPI I3C Interoperability Workshop?	14
Q9.5	What HW/SW is typically needed to participate in a MIPI I3C Interoperability Workshop?	14
Q9.6	Are there any I3C Interoperability Workshops planned for I3C v1.1.1 or I3C Basic v1.1.1?.....	14
2.10	Conformance Testing.....	15
Q10.1	What is a MIPI Conformance Test Suite (CTS)?.....	15
Q10.2	Is there a MIPI CTS for I3C?.....	15
Q10.3	What is the scope of tests for the I3C CTS?	15
Q10.4	Does the I3C Interoperability Workshop follow the I3C CTS?	15
Q10.5	What details are provided for each I3C CTS test case?	15
2.11	Legal and Intellectual Property Related Questions.....	16
Q11.1	Is MIPI I3C Basic royalty free?	16
Q11.2	What license terms apply to MIPI I3C v1.x?.....	16
Detailed Technical Questions		17
2.12	New Capabilities in I3C.....	17
Q12.1	Can I3C Targets initiate communication (i.e., interrupt the Controller)?.....	17
Q12.2	How can Controllers and Targets communicate on the I3C Bus?.....	17
Q12.3	What are CCCs (Common Command Codes) and why are they used?	17
Q12.4	How are the following similar and/or different: In-Band Interrupt, Hot-Join, and Controller Role Request (IBI / HJ / CRR)?	17

04-Sep-2021

2.13	Limits and Performance.....	18
Q13.1	What is the maximum number of I3C Devices per Bus?.....	18
Q13.2	Can there be more than one I3C Target inside a chip?.....	18
Q13.3	What is the bit rate for I3C?.....	18
Q13.4	Is it possible to have multiple Controllers on the same I3C Bus?.....	19
Q13.5	Can a Target indicate any speed limit that it might have?.....	19
Q13.6	Is there a maximum limit to I3C Bus payload length?.....	19
2.14	Minimum Required Features.....	20
Q14.1	Which features are required for a Device to be a compliant I3C Controller?.....	20
Q14.2	Which features are required for a Device to be a compliant I3C Target?.....	20
2.15	Backwards Compatibility with I²C.....	21
Q15.1	Is I3C backward compatible with I ² C?.....	21
Q15.2	Can I3C Devices operate on a Legacy I ² C Bus?.....	21
Q15.3	Can I3C and I ² C co-exist on the same bus?.....	21
Q15.4	How does an I3C Target behave with an I ² C Controller vs. with an I3C Controller?.....	21
2.16	Address Assignment.....	22
Q16.1	Are all I3C Targets required to support Dynamic Address Assignment with the ENTDAACCC?.....	22
Q16.2	How can an I3C Target lose its I3C Dynamic Address, and how does it become an I ² C Target again?.....	22
Q16.3	What is a Provisioned ID, and why is it needed?.....	22
Q16.4	How do the first 32 bits of the Provisioned ID (PID) work? Are they random or fixed?.....	23
Q16.5	What if the Controller detects a collision during Dynamic Address Assignment with the ENTDAACCC?.....	23
Q16.6	What CCCs must an I3C Target support before a Dynamic Address is assigned?.....	23
Q16.7	What implicit state or configuration is required for an I3C Device that supports Group Addressing?.....	24
2.17	In-Band Interrupt and Hot-Join.....	24
Q17.1	What changed with In-Band Interrupts (IBIs) in I3C v1.1.1?.....	24
Q17.2	How can an I3C Controller support Pending Read Notifications?.....	25
Q17.3	What is Hot-Join?.....	25
Q17.4	Is an I3C Target required to receive and process the Broadcast ENEC, DISEC, and other Bus-state CCCs before sending a Hot-Join Request, or before being assigned a Dynamic Address?.....	25
Q17.5	Is an I3C Target required to wait the full 1 ms before it can send a Hot-Join Request?.....	26
Q17.6	Can I3C Hot-Join Target Devices be used on a Legacy I ² C bus?.....	26
Q17.7	Can an I3C Target support Hot-Join when used on an I3C Bus, and still function correctly on a Legacy I ² C Bus?.....	26
Q17.8	Can multiple I3C Targets use the same reserved Hot-Join Address, or can multiple Hot-Joining I3C Targets raise a Hot-Join Request at the same time?.....	27
Q17.9	In a Hot-Join, when should the DISEC CCC be sent? After ACK, or after NACK?.....	27
Q17.10	What has changed regarding Hot-Join in I3C v1.1.1?.....	28

2.18	Common Command Codes (CCCs)	29
Q18.1	What are the differences between I3C v1.0 and I3C v1.1 in how CCCs are defined?....	29
Q18.2	Does the mandated "single-retry model" apply to all Directed Read CCCs?	30
Q18.3	What has changed in CCC use or coding in I3C v1.1 or v1.1.1?.....	30
Q18.4	What are Vendor / Standard Extension CCCs, who can use them, and how are they differentiated among different uses?	32
Q18.5	How should custom CCCs be used as part of a content protocol based on I3C?.....	32
Q18.6	What is the new Command Code value 0x1F for CCCs, and how should it be used?....	34
Q18.7	Which Dynamic Address Assignment CCCs is a Device required to support?	34
Q18.8	Why was the RSTDAA Directed CCC deprecated, and why is it being removed?	35
Q18.9	How is the GETMXDS CCC (maximum data speed) updated in I3C v1.1?	35
Q18.10	For Secondary Controller Devices, which format of the GETMXDS Direct CCC is used with the MSTHDLY Defining Byte?	35
Q18.11	What is the new GETACCCR CCC, and how is it different from the GETACCMST CCC?.....	35
Q18.12	What is the new DEFTGTS CCC, and how is it different from the DEFSLVS CCC? ...	35
Q18.13	Why has the figure for the GETCAPS CCC changed?.....	35
Q18.14	Why have some of the Defining Byte names changed for the GETCAPS, GETSTATUS, and GETMXDS CCCs?	35
Q18.15	Where is the Defining Byte for the SETXTIME CCC?.....	36
Q18.16	What has changed with the ENDXFER CCC for HDR-TSP and HDR-TSL Modes?....	36
Q18.17	What has changed with the MLANE CCC and Multi-Lane Device configuration?.....	36
2.19	High Data Rate (HDR) Modes	37
Q19.1	Does Figure 44 HDR-DDR Format apply for Command, Data, and CRC? Or only for Data?	37
Q19.2	Does the Controller provide an additional CLK after the Terminate Condition and before the Restart/Exit Pattern, as shown in Figure 52 Controller Terminates Read?	37
Q19.3	During HDR-DDR Mode CRC 5 transmission, how many clocks should the Target expect to receive?.....	38
Q19.4	For HDR-DDR Mode transfers, how should the Controller manage the Pull-Ups at the end of the HDR-DDR Command Word?	38
Q19.5	What has changed regarding HDR Modes in I3C v1.1.1?.....	38
Q19.6	What has changed regarding HDR Ternary Modes in I3C v1.1.1?.....	39
Q19.7	What has changed regarding HDR-BT Mode in I3C v1.1.1?	39
Q19.8	Are there any issues with the HDR-BT diagrams?	40
Q19.9	What is the HDR-BT Data Block Delay mechanism?	41

04-Sep-2021

2.20	I3C Advanced Capabilities.....	42
Q20.1	What is Offline, and what does it mean to be Offline Capable?	42
Q20.2	What is a Virtual Target?.....	42
Q20.3	Does the I3C Bus support Bridges?	42
Q20.4	How does the Set Bridge Targets (SETBRGTGT) CCC differ between I3C v1.0 and I3C v1.1+?	43
Q20.5	Does the I3C Bus enable Routing?	43
Q20.6	Why does I3C allow more than one Controller on the I3C Bus? What can a Secondary Controller do that the Primary Controller can't?	43
Q20.7	Is any time-stamping capability defined for the I3C Bus?.....	44
Q20.8	Can Synchronous and Asynchronous Timing Control both be enabled at the same time?	44
Q20.9	Is there a way to turn off Timing Control?.....	44
Q20.10	What has changed regarding Multi-Lane for SDR Mode?	45
2.21	Electricals and Signaling.....	46
Q21.1	How many signal lines does I3C have?	46
Q21.2	Does I3C require Pull-Up resistors on the bus like I ² C?.....	46
Q21.3	When is the Pull-Up resistor enabled?	46
Q21.4	Is a High-Keeper needed for the I3C Bus?	46
2.22	Bus Conditions and States.....	47
Q22.1	What are some of the I3C Bus conditions when the Bus is considered inactive?.....	47
Q22.2	When an I3C Device wishes to send an In-Band Interrupt (IBI) Request, does it need to see a STOP before a Bus Idle?.....	47
Q22.3	When can an I3C Target issue an In-Band Interrupt (IBI) Request?	47
Q22.4	What are the I3C Bus Activity States?.....	47
2.23	Resets and Error Handling	48
Q23.1	Are there any test modes in the I3C Bus?	48
Q23.2	Are there any error detection and recovery methods in I3C?	48
Q23.3	What happens if the Controller crashes during a Read?	48
Q23.4	Is there any way to exit from an Error of Type TE0 or TE1, other than waiting for an Exit Pattern?.....	48
Q23.5	Can a Controller issue a STOP condition regardless of whether or not a Target has issued an acknowledgment indicating a completed transaction?.....	48
Q23.6	What errors are reported on the GETSTATUS Protocol Error bit?	48
Q23.7	What errors does Target Error Type TE5 cover?.....	49
Q23.8	Are Devices required to wait for a Repeated START or STOP, or both, to recover from Error Types TE2–TE5?	49
Q23.9	What has changed regarding Target Error Types in I3C v1.1.1?	49
Q23.10	When does the RSTACT CCC state clear in an I3C Target?	50
Q23.11	What is the minimal Target Reset support required in I3C v1.1 or v1.1.1?.....	50
Q23.12	When does a Target escalate Target Reset to Full/Chip Reset?.....	50
Q23.13	How is Target escalation affected when the RSTACT CCC is received?	50

2.24 Timing Parameters51

Q24.1 Are there any special timing requirements for sending the first START with the Broadcast Address?..... 51

Q24.2 What is the I3C Open-Drain t_{High} Max? Table 10 shows it as 41 ns, but a Note says it may be longer..... 51

Q24.3 How should t_{SCO} timing be interpreted?..... 51

Q24.4 If a Device has a t_{SCO} value greater than 12 ns, does that mean it doesn't qualify as an I3C Device? 51

Q24.5 How do t_{CBSr} and t_{CASr} timing differ between I3C v1.1 and I3C v1.0? 52

3 Terminology53

3.1 Definitions.....53

3.2 Abbreviations53

3.3 Acronyms.....54

4 References55

1 Introduction

1 This FAQ has been developed to introduce the MIPI I3C [MIP101][MIP112][MIP114] and I3C Basic
2 [MIP110][MIP115] specifications to developers and users. The I3C WG has compiled these frequently asked
3 questions (FAQs) to assist Member implementation activity. Some areas also include clarification when an
4 area of the specification was ambiguous, and this FAQ will show the intended resolution of the ambiguity.

5 For I3C v1.1.1 [MIP114] and I3C Basic v1.1.1 [MIP115], new FAQs have been added, and the existing FAQs
6 have been updated as needed. Some FAQs show historical information for context, i.e., from older versions
7 of I3C or I3C Basic.

8 **Note:**

9 ***For the full MIPI I3C Specification, the most current version is I3C v1.1.1. FAQ entries reflect all***
10 ***updates, both technical and editorial (i.e., the changes from I3C v1.0 or v1.1 to v1.1.1).***

11 ***For the MIPI I3C Basic Specification, the most current version is I3C Basic v1.1.1. FAQ entries***
12 ***reflect all updates, both technical and editorial (i.e., the changes from I3C Basic v1.0 to v1.1.1). Note***
13 ***that there is no I3C Basic v1.0; this version number was skipped.***

14 Throughout this FAQ document, unless otherwise noted, the terms ‘MIPI I3C’ and ‘I3C’ refer to both MIPI
15 I3C [MIP101][MIP112][MIP114] and MIPI I3C Basic [MIP110][MIP115], unless specified otherwise.

16 **Note:**

17 ***None of the answers in this FAQ are intended to overwrite or overrule the information in either the***
18 ***I3C specification [MIP101][MIP112][MIP114] or the I3C Basic specification [MIP110][MIP115].***

19 The FAQ questions are organized into Sections by topic, and grouped into two higher-level categories:
20 general questions about MIPI I3C and the ecosystem; and detailed technical questions about material in the
21 I3C specifications.

Section	Title	Focus
2.1	Introduction to MIPI I3C	I've heard about I3C. Where can I read a bit more about it?
2.2	Migration from Legacy I²C or Other Buses	What are some of the key reasons to upgrade to I3C from other Buses?
2.3	I3C Versions and Releases	What versions of I3C or I3C Basic have been released, and what has changed?
2.4	Up and Coming	Questions related to the next revision (and/or Errata) of the I3C specification.
2.5	Naming and Terminology	Questions related to recent changes to I3C terminology
2.6	Implementation: Ecosystem	Questions related to design kits, IP, test, and other parts of the enablement ecosystem.
2.7	Implementation: As a System Designer	Questions asked by early system designers.
2.8	Implementation: As a Software Developer	Questions asked by early software developers.
2.9	Interoperability Workshops	Questions asked by early Interoperability Workshop participants.
2.10	Conformance Testing	Questions related to testing device conformance to the I3C specification.
2.11	Legal and Intellectual Property Related Questions	Questions related to legal and IPR aspects of the I3C and I3C Basic specifications and implementations.
2.12	New Capabilities in I3C	What new capabilities does I3C bring for key use cases?
2.13	Limits and Performance	What limits or restrictions should be observed on I3C Buses?
2.14	Minimum Required Features	What must all I3C Controllers and Targets support?
2.15	Backwards Compatibility with I²C	How can I3C Devices interoperate with Legacy I ² C Buses?
2.16	Address Assignment	What do I3C Devices need to understand regarding Dynamic Addresses?
2.17	In-Band Interrupt and Hot-Join	How can I3C Targets raise Interrupts on an I3C Bus or join an I3C Bus?
2.18	Common Command Codes (CCCs)	What are Common Command Codes, how can they be used, and what details need to be understood by system integrators?
2.19	High Data Rate (HDR) Modes	How can HDR Modes be used to improve data transfer speeds, and what implementation challenges should be addressed?
2.20	I3C Advanced Capabilities	How can I3C's other optional capabilities extend an I3C Bus to meet challenging new requirements for special use cases?
2.21	Electricals and Signaling	I've started to read the I3C specification. Tell me a more about the electrical and signaling, and how to design a system for I3C Devices.
2.22	Bus Conditions and States	What requirements do I3C Devices need to understand for Bus activity and states?
2.23	Resets and Error Handling	How should I3C Controllers and Targets detect errors, and how to recover from errors with defined reset methods?
2.24	Timing Parameters	I need more guidance on the specific timing parameters in the I3C specification.

2 Frequently Asked Questions

22 This FAQ is organized into topics by general area and I3C features/capabilities:

23 **General Questions**

24 *Section 2.1: Introduction to MIPI I3C*

25 *Section 2.2: Migration from Legacy I2C or Other Buses*

26 *Section 2.3: I3C Versions and Releases*

27 *Section 2.4: Up and Coming*

28 *Section 2.5: Naming and Terminology*

29 *Section 2.6: Implementation: Ecosystem*

30 *Section 2.7: Implementation: As a System Designer*

31 *Section 2.8: Implementation: As a Software Developer*

32 *Section 2.9: Interoperability Workshops*

33 *Section 2.10 Conformance Testing*

34 *Section 2.11: Legal and Intellectual Property Related Questions*

35 **Detailed Technical Questions**

36 *Section 2.12: New Capabilities in I3C*

37 *Section 2.13: Limits and Performance*

38 *Section 2.14: Minimum Required Features*

39 *Section 2.15: Backwards Compatibility with I2C*

40 *Section 2.16: Address Assignment*

41 *Section 2.17: In-Band Interrupt and Hot-Join*

42 *Section 2.18: Common Command Codes (CCCs)*

43 *Section 2.19: High Data Rate (HDR) Modes*

44 *Section 2.20: I3C Advanced Capabilities*

45 *Section 2.21: Electricals and Signaling*

46 *Section 2.22: Bus Conditions and States*

47 *Section 2.23: Resets and Error Handling*

48 *Section 2.24: Timing Parameters*

49 General Questions

2.1 Introduction to MIPI I3C

Q1.1 What is MIPI I3C and I3C Basic?

50 MIPI I3C is a serial communication interface specification that improves upon the features, performance,
51 and power use of I²C, while maintaining backward compatibility for most devices.

52 MIPI I3C Basic is technically identical to MIPI I3C, except with a reduced feature set and RAND-Z licensing
53 (see *Section 2.11*).

Q1.2 What does the I3C acronym mean?

54 The official name is *MIPI Alliance Improved Inter Integrated Circuit*.

Q1.3 Why is MIPI I3C being introduced?

55 The main purpose of MIPI I3C is threefold:

- 56 1. To standardize sensor communication,
- 57 2. To reduce the number of physical pins used in sensor system integration, and
- 58 3. To support low power, high speed, and other critical features that are currently covered by I²C and
59 SPI.

60 MIPI I3C's purpose is now widening to cover many types of devices currently using I²C/SMBus, SPI, and
61 UART.

Q1.4 What are the main features of MIPI I3C?

62 MIPI I3C carries the advantages of I²C in simplicity, low pin count, easy board design, and multi-drop (vs.
63 point-to-point), but provides the higher data rates, simpler pads, and lower power of SPI. I3C then adds higher
64 throughput for a given frequency, In-Band Interrupts (from Target to Controller), Dynamic Addressing,
65 advanced power management, and Hot-Join.

Q1.5 For which applications or use cases is I3C intended to be used?

66 I3C was initially intended for mobile applications as a single interface that can be used for all digitally
67 interfaced sensors. However, it is now intended for all mid-speed embedded and deeply-embedded
68 applications across sensors, actuators, power regulators, MCUs, FPGAs, etc. The interface is also useful for
69 other applications, as it offers high-speed data transfer at very low power levels while allowing multi-drop,
70 which is highly desirable for any embedded system.

Q1.6 How can the MIPI I3C specifications be obtained?

- 71 • **MIPI I3C Specification:** MIPI Alliance members have access and rights to the *MIPI I3C*
72 *Specification* through their MIPI membership and member website. The latest adopted version is
73 MIPI I3C v1.1.1 [*MIPI14*].
- 74 • **MIPI I3C Basic Specification:** MIPI Alliance made the *MIPI I3C Basic v1.0 Specification*
75 [*MIPI10*] publicly available for download in December 2018. The latest adopted version is MIPI
76 I3C Basic v1.1.1 [*MIPI15*]. MIPI Alliance members have access and rights to the I3C Basic
77 specification through their MIPI membership and member website.
- 78 • **Non-members may download** a copyright-only version of the I3C Basic specification by
79 visiting the MIPI I3C Basic page on the MIPI Alliance website:
80 <https://www.mipi.org/specifications/i3c-sensor-specification>.

2.2 Migration from Legacy I²C or Other Buses

Q2.1 Why replace I²C with I3C?

81 While I²C has seen wide adoption over the years, it lacks some critical features – especially as mobile and
82 mobile-influenced systems continue to integrate more and more sensors and other components. I²C
83 limitations worth mentioning include: 7-bit fixed address (no virtual addressing), no in-band interrupt
84 (requires additional wires/pins), limited data rate, and the ability of Targets to stretch the clock (thus
85 potentially hanging up the system, etc.). I3C aims both to fix these limitations, and to add other
86 enhancements.

Q2.2 Does I3C use less power than I²C?

87 The power consumption per bit-transfer in all I3C modes is more efficient than I²C, due to the use of push-pull
88 (vs. Open-Drain) and strong Pull-Up signaling.

89 Further, I3C can save considerable device power through higher data rates (because the device can be put
90 back to sleep sooner), built-in configuration and control (without intruding on the main communication
91 protocols), In-Band Interrupt (IBI) as a low-cost wake mechanism, and the ability for Targets to shut down
92 all internal clocks while still operating correctly on the I3C Bus.

Q2.3 How is I3C different from I²C?

93 I3C offers dynamic address assignment, Target-initiated communication, and significantly higher
94 communication speeds than I²C.

Q2.4 Why replace SPI (Serial Peripheral Interface) with I3C?

95 SPI requires four wires and has many different implementations because there is no clearly defined standard.
96 In addition SPI requires one additional chip select (or enable) wire for each additional device on the bus,
97 which quickly becomes cost-prohibitive in terms of number of pins and wires, and power. I3C aims to fix
98 that, as it uses only two wires and is well defined.

99 I3C covers most of the speed range of SPI, but is not intended for the highest speed grades that really only
100 work well with a point-to-point interface, such as for SPI Flash.

2.3 I3C Versions and Releases

Q3.1 What is new in I3C v1.1?

101 MIPI I3C v1.1 is an advancement of the MIPI I3C Specification that includes not only clarifying edits to
102 make for a more easily-implemented interface, but also new optional features that make I3C even more
103 attractive to a broader set of use cases and industries.

104 The new features include:

- 105 • HDR-BT (Bulk Transport) Mode
- 106 • Device to Device(s) Tunneling
- 107 • Grouped Addressing
- 108 • Multi-Lane for Speed
- 109 • Target Reset

110 Additionally, many clarifying edits have been made to the specification, and the GETHDRCAPS CCC has
111 been replaced with the GETCAPS CCC (which is required for I3C v1.1 Devices).

Q3.2 What are the required features in I3C v1.1 vs. I3C 1.0?

112 Almost all new features of I3C v1.1 are optional.

113 However, it should be noted that:

- 114 • The formerly optional CCC GETHDRCAPS has been changed to GETCAPS, and its support is
- 115 required for I3C v1.1 Devices, so as to indicate it is a v1.1 (or later) Device.
- 116 • Additionally, it is necessary to support the new RSTACT CCC; as a result, support for a minimal
- 117 Target Reset is required.

118 MIPI recommends that Targets consider support of improvement features (such as Flow control for HDR,

119 and Group Addressing), as well as features they likely could use for their application.

Q3.3 Are there any I3C v1.0 features that are not supported in I3C v1.1 and beyond?

120 The Directed form of the RSTDAA CCC is not supported in I3C v1.1 and beyond.

Q3.4 What is new in MIPI I3C v1.1.1?

121 MIPI I3C v1.1.1 is an editorial update of MIPI I3C v1.1 that contains no new features or capabilities, but

122 resolves issues, clarifies, and improves on the I3C v1.1 specification.

123 MIPI I3C v1.1.1 includes:

- 124 • Fixes for inconsistencies and other issues that were technical errors in MIPI I3C v1.1 (including
- 125 all issues resolved by Errata 01)
- 126 • Clarifications to the requirements and procedures used for Dynamic Address Assignment, Hot-
- 127 Join Requests and In-Band Interrupts
- 128 • Clarifications to Target Error Types TE0, TE5, and TE6
- 129 • Improved clarity and fixes for issues in the sections that define CCC flows in HDR Modes
- 130 (generic as well as HDR Mode-specific)
- 131 • Additional clarifications and explanations in some sections that did not fully explain new features
- 132 and capabilities introduced with I3C v1.1
- 133 • Better explanations of I3C Devices that support advanced features, such as composite I3C Devices
- 134 that present multiple I3C Target roles (i.e., Virtual Targets)
- 135 • Additional clarifications concerning the intersection of several of these new features and
- 136 capabilities when implemented together (i.e., when used in concert in the same I3C Bus with I3C
- 137 Devices that choose to support several or all such features or capabilities concurrently)
- 138 • Limited allowances for flexibility in how certain new features and capabilities could be applied, or
- 139 which of these new features and capabilities might be regarded as required, optional, or
- 140 conditionally required per use case
- 141 • Improved descriptions for Multi-Lane Device configuration, including clarified requirements for
- 142 I3C Devices that present multiple Dynamic Addresses and/or support Group Addressing
- 143 • Additional diagrams for HDR-BT Mode, including the 1-Lane forms of the structured protocol
- 144 elements (i.e., Blocks) that are used in HDR-BT transfers, as well as an example of an HDR-BT
- 145 transfer
- 146 • Improved descriptions of error detection and recovery methods, such as Error Type TE0 and Error
- 147 Type DBR (Dead Bus Recovery)
- 148 • Changes to the Multi-Lane signaling of the Header Byte in SDR Mode

Q3.5 Is I3C v1.1.1 compatible/interoperable with I3C v1.1?

149 Yes. I3C v1.1.1 is a purely editorial update that aims to resolve inconsistencies and improve clarity compared
150 to I3C v1.1; no new features or capabilities are added. I3C v1.1.1 addresses all I3C v1.1 issues that Errata 01
151 did. Implementers are strongly advised to confirm that any I3C v1.1-compliant Devices adhere to the fixes
152 published in Errata 01.

153 In particular, see **Q4.4** for fixed issues regarding HDR-DDR Mode inconsistencies pertaining to zero-HDR-
154 DDR-Data-Word flows, which are no longer allowed. This affects all HDR-DDR transactions, including CCC
155 flows in HDR-DDR Mode.

Q3.6 What is new in I3C Basic v1.1.1?

156 I3C Basic v1.1.1 is a fundamental update to I3C Basic v1.0, and adds many of the new optional capabilities
157 from I3C v1.1. I3C Basic v1.1.1 also includes clarifications and fixes for issues that were addressed in I3C
158 v1.1.1 (see **Q3.4**). Devices that comply with I3C Basic v1.1.1 should be mutually interoperable with I3C
159 v1.1.1, and vice versa.

160 I3C Basic v1.1.1 is a subset of I3C v1.1.1, and adds the following features and capabilities:

- 161 • HDR-DDR Mode
- 162 • HDR-BT (Bulk Transport) Mode
- 163 • Grouped Addressing
- 164 • Multi-Lane for Speed (for HDR-BT Mode only)
- 165 • Target Reset with RSTACT CCC (previously defined in a separate addendum for I3C Basic v1.0)
- 166 • Timing Control (Async Mode 0 only)
- 167 • CCCs in HDR Modes
- 168 • GETCAPS CCC
- 169 • SETBUSCON CCC
- 170 • SETROUTE CCC
- 171 • Virtual Target support

172 I3C Basic v1.1.1 also includes numerous clarifications and improved definitions, including Secondary
173 Controllers, Hot-Join, Dynamic Address Assignment, Target Error Types and FSM diagrams.

2.4 Up and Coming

Q4.1 What future MIPI specifications will be leveraging I3C?

174 Many other MIPI Alliance Working Groups are in the process of leveraging the I3C specification. As of the
175 writing of this FAQ, the list includes:

- 176 • **Camera WG:** Camera Control Interface (CCI) chapter of the *MIPI Specification for Camera*
177 *Serial Interface 2 (CSI-2), v4.0 [MIPI06]* (In development)
- 178 • **Debug WG:** *MIPI Specification for Debug for I3C, v1.1 [MIPI16]* (In development)
- 179 • **RIO WG** (Reduced I/O): *MIPI Specification for Virtual GPIO Interface (VGISM), v1.0 [MIPI08]*,
180 reducing number of GPIOs used via I3C (In development)

Q4.2 Are there any impending fixes or errata for MIPI I3C v1.0 or I3C Basic v1.0 that should be applied now?

181

Note:

182

With the release of I3C v1.1 this question has been deprecated; it is retained here for reference.

183

See Q3.1 for what's new in I3C v1.1.

184

All fixes or Errata for I3C v1.0 have also been applied to I3C v1.1. However, I3C v1.1 has since been superseded by MIPI I3C v1.1.1, which is the newest recommended version of the I3C specification.

185

186

All fixes for Errata for I3C Basic v1.0 have been incorporated into I3C Basic v1.1.1, which is the newest recommended version of the I3C Basic specification.

187

188

Based on learning from early implementations, I3C Interoperability Workshops, queries from adopters, and reviews by the I3C WG, this FAQ represents clarifications, improvements that can be implemented by I3C v1.0 Devices or I3C Basic v1.0 Devices, and other guidance for implementers.

189

190

Q4.3 Are any revisions to MIPI I3C v1.0 expected?

191

No, there are no pending updates at this time. However, MIPI Alliance strongly recommends that all implementers move to MIPI I3C v1.1.1 as the newest recommended version of the I3C specification.

192

Q4.4 Are there any impending fixes or errata for MIPI I3C v1.1 that should be applied now?

193

Yes, several fixes to MIPI I3C v1.1 have been identified, and MIPI has published these fixes as Errata 01.

194

These fixes fall into four categories:

195

1. Resolving inconsistencies in HDR-DDR Mode

196

I3C v1.0 and v1.1 did not consistently describe whether an HDR-DDR Data Word was always required for HDR-DDR transactions. Additionally, I3C v1.1 introduced CCC flows in HDR-DDR Mode, which assumed that flows with zero HDR-DDR Data Words were both possible and valid, and it did not always provide appropriate acknowledgement for Target Devices.

197

198

199

200

Errata 01 resolves these inconsistencies by always requiring at least one HDR-DDR Data Word for all HDR-DDR transactions. Furthermore, Errata 01 clarifies the requirements for CCC flows in HDR-DDR Mode, and re-defines the special use of the structured protocol elements for these CCC flows to always include at least one HDR-DDR Data Word for appropriate acknowledgement.

201

202

203

204

2. Clarifying Open-Drain timing parameters

205

The timing parameters for I3C v1.1 did not show appropriate definitions for a 'Pure Bus' configuration, and also did not provide clarity for sending the first I3C Address Header with the Broadcast Address (i.e., 7'h7E) in order to disable the I²C Spike Filter (for certain I3C Devices).

206

207

208

Errata 01 clarifies these timing parameters and fixes other related incorrect timing parameter definitions.

209

210

3. Updating obsolete FSM Diagrams

211

Several FSM diagrams in Annex C that were initially created during early stages of I3C v1.0 specification development were obsolete. For example, the FSM diagram for Dynamic Address Assignment did not reflect the correct Dynamic Address Assignment procedure, and did not include newer CCCs (such as the SETAASA CCC) that were added after I3C v1.0. Several other issues and inconsistencies were also found in other FSM diagrams in Annex C.

212

213

214

215

216

Errata 01 updates these FSM diagrams to reflect the correct procedures (per the normative text in the I3C v1.1 specification) and to remove other obsolete terminology.

217

218

4. Typographical fix regarding HDR-TSP and Multi-Lane support

219

Errata 01 corrects a minor typographical error, and resolves an inconsistency regarding which HDR Modes support Multi-Lane transfers in I3C v1.1.

220

221 Additionally, these issues, plus numerous other inconsistencies, clarifications, and fixes have been addressed
222 in MIPI I3C v1.1.1 [*MIPI14*]. MIPI Alliance strongly recommends that all implementers move to MIPI I3C
223 v1.1.1 as the newest recommended version of the I3C specification.

Q4.5 Are any revisions to I3C v1.1 expected?

224 MIPI I3C v1.1.1 addresses all issues found in I3C v1.1, including those that were published as Errata 01.
225 MIPI Alliance strongly recommends that all implementers move to MIPI I3C v1.1.1 as the newest
226 recommended version of the I3C specification.

Q4.6 Are any revisions to I3C v1.1.1 expected?

227 Not at this time. However, the MIPI I3C WG meets regularly and is considering proposals to revise and
228 extend I3C. As part of maintaining the I3C specification, the MIPI I3C WG seeks to improve the I3C
229 specification in areas where it would benefit from clarification or additional explanation. Please direct any
230 comments or suggestions to MIPI Alliance.

Q4.7 Are there any impending fixes or errata for I3C v1.1.1 and I3C Basic v1.1.1 that should be applied now?

231 Yes, several fixes to the MIPI I3C v1.1.1 and I3C Basic v1.1.1 specifications have been identified. MIPI is
232 currently working to publish these as Errata. These fixes all fall into the category of clarifying requirements
233 for Passive Hot-Join.

234 A key technical detail was omitted in I3C v1.1.1 and I3C Basic v1.1.1: a passive Hot-Joining Target needs to
235 see an SDR Frame that is addressed to the Broadcast Address (i.e., 7'h7E / W) in order to determine that it is
236 indeed on an I3C Bus (see *Q17.7*). Additionally, once it sees this SDR Frame, a passive Hot-Joining Target
237 may either (a) pull SDA Low to raise its own Hot-Join Request, or (b) wait for another I3C Device to pull
238 SDA Low and then arbitrate the Hot-Join Address (i.e., 7'h02) into the Arbitrable Address Header.

Note:

239
240 *The I3C v1.1 specification did not note the correct requirement for the Broadcast Address.*

Q4.8 What new features, if any, are coming to MIPI I3C?

241 There are no new approved features, however the MIPI I3C WG is considering the following:

- 242 • Automotive-focused capabilities
- 243 • Security over I3C
- 244 • Improved reliability
- 245 • Speed increases
- 246 • New Multi-Lane uses
- 247 • Long Reach
- 248 • New HDR Modes
- 249 • Refining existing features

2.5 Naming and Terminology

Q5.1 What is an I3C “Controller” Device, and why was the I3C “Master” Device renamed?

250 As part of a terminology replacement effort across MIPI Alliance, starting with I3C v1.1.1 and I3C Basic
 251 v1.1.1 the terms Master and Slave have been deprecated. An I3C v1.0/v1.1 Master Device is now called a
 252 Controller. There is no change to the technical definition of such an I3C Device or its role on an I3C Bus.
 253 The term Controller is a better, more accurate description of the Device’s role on an I3C Bus.
 254 Due to this change, the names of various CCCs and other, related terms have also changed starting with
 255 v1.1.1, including:

Deprecated Prior Term <i>I3C and I3C Basic before v1.1.1</i>	Replacement Term <i>I3C and I3C Basic v1.1.1 and Later</i>
Master	Controller
Current Master	Active Controller
Secondary Master	Secondary Controller
Main Master	Primary Controller
New Master (relating to Handoff)	New Active Controller
Master-capable Device	Controller-capable Device
Mastership, Mastering the Bus, etc.	Controller Role, Control of the Bus, etc.
Mastership Request	Controller Role Request
GETACCMST CCC	GETACCCR CCC
Error Types M0 through M3	Error Types CE0 through CE3

256 See also [Q5.2](#).

Q5.2 What is an I3C “Target” Device, and why was the I3C “Slave” Device renamed?

257 As part of a terminology replacement effort across MIPI Alliance, starting with I3C v1.1.1 and I3C Basic
 258 v1.1.1 the terms Master and Slave have been deprecated. An I3C v1.0/v1.1 Slave Device is now called a
 259 Target. There is no change to the technical definition of such an I3C Device or its role on an I3C Bus.
 260 The term Target is a better, more accurate description of the Device’s role on an I3C Bus. In particular, the
 261 previous term did not describe I3C transfers, which are typically sent by the I3C Controller to individual I3C
 262 Devices or to all I3C Devices. The replacement term Target better describes how individual transfers are
 263 addressed (i.e., are “targeted”) to particular I3C Devices.
 264 Due to this change, the names of various CCCs and other, related terms have also changed starting with
 265 v1.1.1, including:

Deprecated Prior Term <i>I3C and I3C Basic before v1.1.1</i>	Replacement Term <i>I3C and I3C Basic v1.1.1 and Later</i>
Slave	Target
Slave Reset Pattern	Target Reset Pattern
DEFSLVS CCC	DEFTGTS CCC
Error Types S0 through S6	Error Types TE0 through TE6

266 See also [Q5.1](#).

2.6 Implementation: Ecosystem

Q6.1 Who is defining the MIPI I3C Specifications?

267 The I3C specification is defined by the MIPI Alliance I3C Working Group (originally named the Sensor
268 Working Group) which was formed in 2013. I3C Basic is defined by the MIPI Alliance I3C Basic Ad-Hoc
269 Working Group which was formed in 2018.

Q6.2 Is anyone currently using I3C?

270 Yes, a number of companies have released products that feature integrated I3C Controller and I3C Target
271 support. Other companies offer IP blocks and associated verification software for adding I3C Bus support
272 into various integrated circuit designs. Some companies also offer protocol analyzers and verification
273 hardware to help analyze I3C Bus traffic for testing and development.

274 Since this document cannot provide a comprehensive list of such products, those who are interested in
275 learning more about products that support or enable I3C should contact MIPI Alliance.

Q6.3 What is the availability of development hardware for I3C prototyping, including FPGAs?

276 Several vendors have provided FPGA based design kits, including some low-cost FPGAs that might be good
277 enough for smaller production runs.

Q6.4 What is the I3C IP core availability in the market?

278 Some vendors have started to offer Target and/or Controller IP cores for integration into ASIC devices and
279 FPGAs, including a free-of-cost Target IP available for prototyping and integration.

2.7 Implementation: As a System Designer

Q7.1 What is the maximum capacitance load allowed on the I3C Bus?

280 The I3C specification lists the maximum per-Device capacitance on SCL and SDA, but the goal is that most
281 or all Devices will be well below that. As with any Bus, capacitance alone is not sufficient to determine
282 maximum frequency on the I3C Bus. It is important to consider maximum propagation length, effect of stubs,
283 internal clock-to-data (t_{SCO}) of the Targets, as well as capacitive load.

Q7.2 What is the maximum wire length for I3C communication?

284 The maximum wire length would be a function of speed, as all the reflections and Bus turnaround must
285 complete within one cycle. Larger distances can be achieved at the lower speeds than at the higher ones. For
286 example, at 1 meter (between Controller and Target), the maximum effective speed is around 6 MHz for read,
287 to allow for clock propagation time to Target and SDA return time to Controller.

Q7.3 Can I²C repeaters be used for I3C?

288 Not directly, for a couple of reasons:

- 289 1. The I3C Bus works with push-pull modes (in addition to the open drain for some transfers), and
- 290 2. Much higher speeds. Most such devices are quite limited in speed, because of the lag effect of
291 changing states on SCL and SDA due to both series-resistance and assumptions about Open-Drain.

292 Long wire approaches are being evaluated for a future version of the I3C specification.

Q7.4 Will the I²C devices respond to I3C commands?

293 No. The I3C CCCs are always preceded by the I3C Broadcast Address, 7'h7E. Since the I²C specification
294 reserves address 7'h7E, no Legacy I²C Target will match the I3C Broadcast Address, and thus no Legacy I²C
295 Target would respond to the I3C commands. Likewise, the Dynamic Addresses assigned to I3C Devices
296 would not overlap the I²C static addresses, so no I²C device would respond to any I3C address – even if it
297 could see it.

Q7.5 How are communication conflicts resolved on the I3C Bus?

298 I3C Targets are only allowed to drive the Bus under certain situations. Besides during a read, and when
299 ACKing their own address, I3C Targets may also drive after a START (but not Repeated START). After a
300 START, the I3C Bus reverts back to Open-Drain Pull-Up resistor mode; thus, the Target that drives a low
301 value (i.e., logic 0) would win.

Q7.6 Can I3C Devices cause the communication Bus to hang?

302 Unlike I²C, there is no natural way to hang the I3C Bus. In I²C, clock stretching (where the Target holds the
303 clock low, stopping it from operating) often causes serious problems with no fix: there's simply no way to
304 get the Target's attention if it has hung the Bus. By contrast, in I3C only the Controller drives the clock, and
305 so the Target performs all actions on SDA relative to that clock, thereby eliminating the normal causes of
306 such hangs.

307 Further, since I3C is designed to ensure that I3C Targets can operate their back-end I3C peripheral off the
308 SCL clock (vs. oversampling), any problems elsewhere in the Target won't translate into Bus hangs.

309 If a system implementer is highly concerned about a Target accidentally locking itself, then a separate
310 hard-reset line could be used. Alternatively, the I3C v1.1.1 and I3C Basic v1.1.1 specifications add a new
311 feature called Target Reset for resetting non-responsive I3C Targets: if an I3C Controller emits the Target
312 Reset Pattern (a defined unique Bus pattern that does not otherwise occur during regular communication),
313 then the Devices on the Bus will treat it just like a hardwired reset line.

314 This question has been updated for I3C v1.1.1 and I3C Basic v1.1.1.

Q7.7 Will all I3C Devices be compatible with all CCCs?

315 No. Some CCCs are mandatory, whereas others are optional or conditionally supported, and a given I3C
316 Device will either support them or not, depending upon the Device's capabilities. See also [Q14.2](#) and [Q18.7](#).

2.8 Implementation: As a Software Developer

Q8.1 Are there any companion MIPI I3C Specifications that enable software development?

317 Yes. The following MIPI specifications are expected to help with software development:

- 318 • **MIPI Specification for I3C Host Controller Interface (I3C HCI), v1.0 [MIPI02]**
319 and
320 **MIPI Specification for I3C Host Controller Interface (I3C HCI), v1.1 [MIPI13]**
321 Creates a standard definition that allows a single OS driver (also known as ‘in-box driver’) to
322 support I3C hardware from several vendors, while also allowing vendor-specific extensions or
323 improvements. The target audience of the HCI specification is application processor host
324 controllers; in particular, developers of host controller (i.e., I3C Primary Controller) hardware, and
325 developers of I3C host controller software.
- 326 • **MIPI Specification for Discovery and Configuration (DisCo), v1.0 [MIPI03]**
327 Describes a standardized device discovery and configuration mechanism for interfaces based on
328 MIPI specifications, which can simplify component design and system integration. Also oriented
329 to application processors.
- 330 • **MIPI DisCo Specification for I3C, v1.0 [MIPI04]**
331 Allows operating system software to use ACPI (Advanced Configuration and Power Interface)
332 structures to discover and configure the I3C host controller and attached I3C Devices in
333 ACPI-compliant systems. Also oriented to application processors.

334 In addition to these MIPI specifications, a supporting document is also available. The **System Integrators**
335 **Application Note for I3C v1.0 and I3C Basic v1.0, App Note v1.0 [MIPI05]** has been developed to help
336 ASIC hardware developers, system designers, and others working in the more deeply embedded I3C Devices.
337 The I3C WG plans to develop additional Application Notes that will cover new features and capabilities
338 included in I3C v1.1.1 and I3C Basic v1.1.1.

Q8.2 Are there software libraries available for I3C?

339 Yes. Core I3C infrastructure has been added to the Linux Kernel as part of the I3C subsystem. The I3C
340 subsystem also includes drivers for several I3C Controller devices and IP core implementations, including
341 MIPI I3C HCI-compliant Host Controllers (see [MIPI13]).

342 The current list of Linux Kernel Patches for the I3C subsystem can be accessed via [LINUX01].

2.9 Interoperability Workshops

Q9.1 What is a MIPI I3C Interoperability Workshop?

343 It is a MIPI Alliance sponsored event where different vendors bring their I3C implementations and check
344 interoperation with other vendors.

Q9.2 What is the output from a MIPI I3C Interoperability Workshop?

345 There are three major outputs from a MIPI I3C Interoperability Workshop:

- 346 • Participating vendors can get detailed information about how well their I3C implementations
347 interoperate with other vendors' implementation. Vendors can also compare their results with one
348 another.
- 349 • MIPI Alliance can generate an overall picture of the industry state-of-the-I3C-implemantaion. For
350 example, how many vendors have implemented I3C, and how many implementations pass or fail
351 against one another.
- 352 • The MIPI I3C Working Group gets better understanding about any major issues with the I3C
353 specification. The WG can then leverage that learning by adding to this FAQ, other supporting
354 documents (such as Application Notes, per Q8.1), and possible future revision of MIPI I3C
355 Specifications.

Q9.3 Are MIPI I3C Interoperability Workshops an ongoing activity?

356 MIPI arranges a particular I3C Interoperability Workshop event in response to requests from its membership.
357 They have typically been co-located with regularly scheduled MIPI Member Meetings.

Q9.4 Who can attend or participate in a MIPI I3C Interoperability Workshop?

358 In general, any MIPI Alliance members who have I3C hardware ready to interop can participate.

Q9.5 What HW/SW is typically needed to participate in a MIPI I3C Interoperability Workshop?

359 While this could change in future, the minimal requirements to date have been the availability of a board
360 with an I3C Device that can connect to other Devices via the three wires SDA, SCL, and GND. It's also
361 useful to have software (e.g., running on a laptop connected to the board and I3C Device) to interactively
362 view transmitted and received Bus communications, but this might not be required for Targets.

363 Currently there are solutions working at 3.3V and 1.8V.

Q9.6 Are there any I3C Interoperability Workshops planned for I3C v1.1.1 or I3C Basic v1.1.1?

364 MIPI Alliance has been hosting I3C Interoperability Workshops in conjunction with MIPI Member Meetings,
365 typically two to three times per year. At this time this FAQ was last updated (August 2021), in-person MIPI
366 Member Meetings have been suspended due to the pandemic. However, MIPI Alliance expects to schedule
367 I3C Interoperability Workshops once in-person MIPI Member Meetings resume.

2.10 Conformance Testing

Q10.1 What is a MIPI Conformance Test Suite (CTS)?

368 A MIPI WG develops a Conformance Test Suite (CTS) document in order to improve the interoperability of
369 products that implement a given MIPI interface specification. The CTS defines a set of conformance or
370 interoperability tests whereby a product can be tested against other implementations of the same specification.

Q10.2 Is there a MIPI CTS for I3C?

371 Yes, MIPI Alliance has released a CTS for I3C v1.1.1 and I3C Basic v1.1.1 [*MIPI09*].

Q10.3 What is the scope of tests for the I3C CTS?

372 The CTS tests are designed to determine whether a given product conforms to a subset of the common I3C
373 requirements defined in both I3C v1.1.1 and I3C Basic v1.1.1 (i.e., the requirements that are common to both
374 specifications, since I3C Basic is a subset of I3C). The scope of this version of the CTS is intentionally
375 limited, in order to meet time-to-market requirements imposed by the rapid adoption of I3C in the
376 marketplace, focusing on:

- 377 1. SDR-only Devices without optional I3C capabilities,
- 378 2. All Controller and Target Error Detection and Recovery methods, and
- 379 3. Basic HDR Enter/tolerance/Restart/Exit procedures. However, specific HDR Modes are not
380 covered by this version of the CTS.

381 Considering the CTS a living document, the I3C WG plans to continue expanding the scope of the CTS
382 through future revisions or subordinate CTS documents for specific features or capabilities (e.g., HDR
383 Modes). The growing set of CTS documents should eventually encompass a broad array of all required and
384 optional features of both the I3C specification and the I3C Basic specification.

385 The CTS tests are organized as Controller DUT tests (Device Under Test) and Target DUT tests. Tests for
386 each are presented in the order in which they appear in the I3C specification, to simplify identification of
387 pertinent detail between the two documents.

Q10.4 Does the I3C Interoperability Workshop follow the I3C CTS?

388 Interoperability Workshops will ultimately follow the tests identified in the I3C CTS, as and when such events
389 can be arranged by MIPI Alliance.

Q10.5 What details are provided for each I3C CTS test case?

390 Each test in the I3C CTS contains:

- 391 • A clear purpose
- 392 • References
- 393 • Resource requirements
- 394 • Tracked last technical modification
- 395 • Discussion
- 396 • All test case detail (i.e., Setup, Procedure, Results, and Problems).

397 DC/AC parametric requirements are embedded in each test (not split out into a separate PHY-related CTS or
398 subsection).

2.11 Legal and Intellectual Property Related Questions

Q11.1 Is MIPI I3C Basic royalty free?

399 The parties that directly developed the MIPI I3C Basic specification have agreed to license all implementers
400 on royalty free terms, as further described in the I3C Basic specification document *[MIP110][MIP115]*.
401 Further, all implementers of the I3C Basic specification must commit to grant a reciprocal royalty free license
402 to all other implementers if they wish to benefit from these royalty free license commitments. And, of course,
403 MIPI itself does not charge royalties in connection with its specifications. MIPI's intent is to create a robust
404 royalty free environment for all implementers of I3C Basic.

405 No set of IPR terms can comprehensively address all potential risks, however. The terms apply only to those
406 parties that agree to them, for example, and the scope of application is limited to what is described in the
407 terms. Implementers must ultimately make their own risk assessment.

Q11.2 What license terms apply to MIPI I3C v1.x?

408 MIPI's regular IPR terms apply to the full MIPI I3C specification. MIPI's terms require that members make
409 licenses available only to other members, as described in the MIPI Membership Agreement and MIPI Bylaws.
410 To benefit from the license commitments, a party must be a MIPI member.

411 For features that are included in MIPI I3C Basic, a MIPI member can implement under the regular IPR terms,
412 or can opt to implement the feature under the I3C Basic framework. If a member opts in to the I3C Basic
413 framework, then they must grant the reciprocal licenses required under that framework. MIPI Alliance
414 members are not required to participate in the I3C Basic license framework, however. Features of I3C 1.x
415 that are not included in I3C Basic are subject only to MIPI's regular IPR terms.

416 Prior to the release of I3C Basic, MIPI had made certain versions of the full MIPI I3C specification available
417 for public review, under "copyright only" terms – that is, MIPI published the specification, but noted that no
418 rights to implement the specification were granted under any party's patent rights. MIPI no longer publishes
419 the full I3C specification publicly. A non-member is not granted any right to implement the full MIPI I3C 1.x
420 specification, either by MIPI or any MIPI member.

421 I3C Basic is available to non-members, as described in *Q1.6*.

422 Detailed Technical Questions

2.12 New Capabilities in I3C

Q12.1 Can I3C Targets initiate communication (i.e., interrupt the Controller)?

423 Yes, I3C Targets can initiate communication using In-Band Interrupt requests. Communication conflicts are
424 solved by Target Address Arbitration.

Q12.2 How can Controllers and Targets communicate on the I3C Bus?

425 The basic byte-based messaging schemes used in I²C and SPI map easily onto I3C. Additionally, a set of
426 Common Command Codes (CCCs) has been defined for standard operations like enabling and disabling
427 events, managing I3C-specific features (e.g., Dynamic Addressing, Timing Control), and other functions.
428 CCCs are either Broadcasted (i.e., sent to all Devices on the I3C Bus), or else Directed to a particular Device
429 on the I3C Bus (i.e., by Address).

430 CCCs do not interfere with, and do not consume any of the message space of, normal Controller-to-Target
431 communications. That is, I3C provides a separate namespace for CCCs (see the specification at
432 *Section 5.1.9.3*).

Q12.3 What are CCCs (Common Command Codes) and why are they used?

433 CCCs are the commands that an I3C Controller uses to communicate to some or all of the Targets on the I3C
434 Bus. The CCCs are sent to the I3C Broadcast address (which is 7'h7E) so as not to interfere with normal
435 messages sent to a Target. In other words, CCCs are separated from the standard “content protocol” used by
436 normal messages, such as Private Write and Read transfers (in SDR Mode).

437 The CCCs are used for standard operations like enabling/disabling events, managing I3C-specific features,
438 and other Bus operations. CCCs can be either Broadcasted (i.e., sent to all Devices on the I3C Bus), or else
439 Directed to specific Devices on the I3C Bus (i.e., by Address). All CCC command number values are
440 allocated by MIPI Alliance, and some values are reserved for specific purposes including MIPI Alliance
441 enhancements and other extensions (see *Q18.4*).

Q12.4 How are the following similar and/or different: In-Band Interrupt, Hot-Join, and Controller Role Request (IBI / HJ / CRR)?

442 All three are special, in-band methods that allow the Target to notify the Controller of a new request or state,
443 without having to wait for the Controller to query or poll the Target(s). The term ‘in-band’ refers to doing
444 this via the I3C Bus wires/pins themselves, rather than using methods requiring extra wires/pins.

- 445 • **In-Band Interrupt (IBI):** A Target uses an IBI Request to notify the Controller of a new state or
446 event. If the Target so indicates in the BCR, then an IBI may include one or more following data
447 bytes. A Target can only use IBI if it has indicated the intent to do in its BCR.
448 If the Target indicates it will send data with an IBI, then it is required to always send at least 1
449 byte, called the Mandatory Data Byte (MDB). Starting with I3C v1.1, the MDB is coded following
450 certain rules. Any data after the MDB is a contract between Controller and Target.
- 451 • **Hot-Join (HJ):** A Hot-Join Request is used only by an I3C Target that hasn’t yet been assigned a
452 Dynamic Address and is attached or awakened on the I3C Bus after the Primary Controller has
453 initialized it. The Hot-Join Request uses a fixed address which is reserved for this purpose only.
454 The Controller will recognize this fixed address and then initiate a new Dynamic Address
455 Assignment procedure. However, a Target cannot use the Hot-Join Request before verifying that
456 the I3C Bus is in SDR Mode.
- 457 • **Controller Role Request (CRR):** A Secondary Controller (including the Primary Controller, once
458 it has given up the Controller Role) sends a CRR when it wants to become Controller of the I3C
459 Bus. If the Active Controller accepts the CRR, then it will issue a GETACCCR CCC to pass the
460 Controller Role to the requesting Secondary Controller. It is also possible for the Active Controller

461 to initiate handoff on its own without any Target initiating an CRR, for example when a Secondary
462 Controller wants to return control.

2.13 Limits and Performance

Q13.1 What is the maximum number of I3C Devices per Bus?

463 In I3C v1.1 and I3C Basic v1.0 the maximum number of I3C Target Devices was limited to 11. However,
464 this limit was calculated based on typical electrical parameters, whereas different system designs might
465 present other limitations or challenges. Also, the actual number of Targets presented on the Bus could be
466 higher if some of the I3C Devices enable Bridging (see [Q20.3](#)) or present Virtual Targets (see [Q20.2](#)) with
467 unique Dynamic Addresses.

468 In I3C v1.1.1 and I3C Basic v1.1.1 the maximum number of I3C Target Devices is no longer stated as a fixed
469 number. Instead, system designers should determine a limit that satisfies all I3C electrical requirements (per
470 [Section 6](#)), based on the particular system's unique layout and the unique selection of I3C Devices to be used
471 on the Bus.

Q13.2 Can there be more than one I3C Target inside a chip?

472 Yes, multi-Target I3C chips are possible. I3C v1.1 also defines Virtual Target capabilities; see [Q20.2](#) for
473 examples of Virtual Targets.

Q13.3 What is the bit rate for I3C?

474 I3C has several Modes, each with one or more associated bit rates.

475 The base raw bitrate for SDR Mode is 12.5 Mbps, with 11 Mbps real data rate at 12.5 MHz clock frequency.
476 This is the only Mode supported in both I3C v1.0 and I3C Basic v1.0.

477 The maximum raw bitrate is 33.3 Mbps at 12.5 Mhz, with real data rate of 30 Mbps. This is achieved via
478 HDR Modes that are currently only available in I3C v1.x (i.e., not available in I3C Basic v1.0).

479 Most traffic will use the 10–11 Mbps rate, while large messages can use one of the optional higher data rate
480 (HDR) Modes or optional Multi-Lane transfers, which are available in I3C v1.1+ or I3C Basic v1.1.1.

481 **Note:**

482 *This question was updated for I3C v1.1.1. The I3C Controller should use the GETCAPS CCC*
483 *(formerly named GETHDRCAPS) to determine which optional HDR Modes are supported for a given*
484 *I3C Target. For details, see the specification at [Section 5.1.9.3.19](#).*

Q13.4 Is it possible to have multiple Controllers on the same I3C Bus?

485 Yes, I3C allows for multiple Controllers on the same Bus. However, only one Controller can have control of
486 the Bus (i.e., can possess the Controller Role) at any given time.

487 An I3C Bus has one Primary Controller that initially configures the Bus and acts as the initial Active
488 Controller. Optionally, the Bus can also have one or more Secondary Controller Devices; these initially act
489 as Targets, but any one of them can send the Active Controller a Controller Role Request (CRR) to ask to
490 take over the role of Active Controller. Once the Active Controller agrees to a CRR and transfers Bus control
491 (i.e., transfers the Controller Role) to a requesting Secondary Controller Device, the requesting Device then
492 becomes the new Active Controller.

493 **Note:**

494 *The previous Active Controller (including the Primary Controller) can attempt to regain Bus control*
495 *by performing this same CRR process. Once the previous Active Controller passes the Controller*
496 *Role to another Controller-capable Device, it typically acts as a Target (i.e., with limited scope) until*
497 *it receives the Controller Role again. The terms Active Controller and Secondary Controller reflect*
498 *the current role of the Device at any given time, not the Device's initial configuration or capabilities.*
499 *See the specification at Section 5.1.7 for more details.*

500 If the Active Controller crashes or becomes unresponsive, then other Controller-capable Devices may use the
501 optional Error Type DBR procedure to test the Bus and regain control if necessary. For details, see the
502 specification at **Section 5.1.10.1.8**.

503 **Note:**

504 *This question was updated for I3C v1.1.1 and I3C Basic v1.1.1.*

Q13.5 Can a Target indicate any speed limit that it might have?

505 All I3C Targets must be tolerant of the 12.5 MHz maximum frequency, and all Targets must be able to manage
506 those speeds for CCCs. However, Targets may limit the maximum effective data rate for private messages –
507 either write, read, or both.

Q13.6 Is there a maximum limit to I3C Bus payload length?

508 By default, there is no limit to the maximum message length. However, to reduce Bus availability latency
509 across multiple Targets, the I3C Bus allows Controller and Target to negotiate for maximum message lengths.
510 Further, the Controller can terminate a Read, which makes it possible to regain control of the Bus while in a
511 long message.

2.14 Minimum Required Features

Q14.1 Which features are required for a Device to be a compliant I3C Controller?

512 A compliant I3C Device that can fulfill the Controller Role is required to:

- 513 • Assign a unique Dynamic Address to any I3C Targets on the I3C Bus, using any combination of
- 514 the ENTDAAs, SETDASAs, and SETAASAs CCCs that is appropriate for such I3C Targets.
- 515 • Specification **Section 5.1.4.2** defines the full requirements of the Dynamic Address Assignment
- 516 procedure.
- 517 • The specific CCCs and known Static Addresses (if any) must be a prior configuration, i.e.,
- 518 already known to the system designer.
- 519 • Note that the SETAASA CCC was not defined in MIPI I3C v1.0, it was added in v1.1.
- 520 • Manage its Pull-Up structures, including the Open Drain class Pull-Up and High-Keeper Pull-Up
- 521 for both SDA and SCL. Specification **Section 5.1.3.1** defines the full requirements for these Pull-
- 522 Up structures; see also **Q21.3** and **Q21.4**.
- 523 • Manage START requests and Address Header arbitration in Open Drain mode.
- 524 • Recover I3C Target Devices using the Error Recovery Escalation Model (per **Section 5.1.10**).
- 525 • Support all of the CCC commands that are mandatory for Controllers, including ENEC, DISEC,
- 526 ENTDAAs, SETDASAs, RSTDAs, GETCAPS, RSTACT, GETPID, GETBCR, GETDCR, and
- 527 GETSTATUS.

528 **Note:**

529 *The requirements above apply to the I3C Device that is the Primary Controller of its I3C Bus (i.e., the*

530 *first Active Controller). An I3C Device that is a Secondary Controller during Bus initialization (or one*

531 *that subsequently joins after Bus initialization) does not need to meet all of these requirements. See*

532 *specification Section 5.1.7 for specific requirements for I3C Buses with multiple Controller-capable*

533 *Devices, including reduced-function Secondary Controllers.*

Q14.2 Which features are required for a Device to be a compliant I3C Target?

534 A compliant I3C Device that can fulfill the role of Target is required to:

- 535 • Accept an assigned Dynamic Address from the Active Controller, using any or all of the supported
- 536 methods (i.e., ENTDAAs, SETDASAs, and/or SETAASAs; see **Q18.7** and specification **Section**
- 537 **5.1.4.2**). Note that some of these methods require an I²C Static Address.
- 538 • If the ENTDAAs method is supported, then the Device must have a MIPI Provisional ID and a
- 539 MIPI-compliant DCR.
- 540 • Detect when it is addressed by its assigned Dynamic Address in SDR Mode, and respond to any
- 541 I3C Private Read or Private Write transfers (as appropriate for the I3C content protocol).
- 542 • Respond to the mandatory CCCs for Targets, including ENEC, DISEC, RSTDAs, GETCAPS,
- 543 GETSTATUS, and RSTACT
- 544 • Note that other CCCs might also be conditionally required, such as GETPID, GETBCR, and (if
- 545 ENTDAAs is supported) GETDCR.
- 546 • Detect when the Active Controller enters any HDR Mode, using the ENTHDR0 – ENTHDR7
- 547 CCCs, and either:
- 548 • If the Target supports that HDR Mode: Monitor Bus activity according to the HDR Mode's
- 549 signaling and coding, and respond appropriately to any HDR Read or HDR Write transfers that
- 550 are addressed to the Device's Dynamic Address.

551 Or:

- 552 • If the Target does not support that HDR Mode: Ignore all activity on the Bus until the Device
- 553 sees the HDR Exit Pattern (per specification **Section 5.2** and **Section 5.2.1**).
- 554 • Implement Error detection and recovery methods for an I3C Target, including Error Types TE0
- 555 through TE5 per specification **Section 5.1.10**.

2.15 Backwards Compatibility with I²C

Q15.1 Is I3C backward compatible with I²C?

556 Yes, most Legacy I²C Target devices can be operated on an I3C Bus, provided they have a 50 ns spike (glitch)
557 filter and do not attempt to stall the clock. Such use will not degrade the speed of communications to I3C
558 Targets; it will require decreased speed only when communicating with the I²C Targets.

559 I3C supports Legacy I²C Target devices using Fast-mode (Fm, 400 KHz) and FastMode+ (Fm+, 1 MHz) with
560 the 50 ns spike filter, but not the other I²C modes, and not I²C devices lacking the spike filter, or I²C devices
561 that stretch the clock.

Q15.2 Can I3C Devices operate on a Legacy I²C Bus?

562 I3C Target Devices that have a Static Address can operate as I²C Targets on an I²C bus; optionally, they can
563 also have a 50 ns spike filter.

564 Additional requirements also apply; see also [Q15.4](#) and the specification at [Section 5.1.1.1](#).

Q15.3 Can I3C and I²C co-exist on the same bus?

565 Yes, both I3C and I²C can share the same bus, with some limitations:

- 566 • I3C does not support Legacy I²C Controller Devices, because they cannot share the Bus with I3C
567 Devices.
- 568 • I3C does support many Legacy I²C Target Devices, on the condition that they meet certain
569 guidelines; see also [Q15.1](#) regarding backward compatibility.

Note:

570
571 *This question has been updated for I3C v1.1.1 and I3C Basic v1.1.1.*

Q15.4 How does an I3C Target behave with an I²C Controller vs. with an I3C Controller?

572 An I3C Target that supports both Legacy I²C and I3C buses typically initializes in I²C mode, as it does not
573 yet possess a Dynamic Address, and also might not know what type of bus is used. However, the Target
574 should be ready to receive a Dynamic Address from an I3C Controller. If the Target also has an I²C Static
575 Address, then it may operate on a Legacy I²C bus using that Static Address. An I3C Target may also support
576 an I²C 50 ns Spike Filter for I²C Fm and Fm+ modes, and it may support other I²C features that are not
577 supported by I3C (such as Device ID). However, per specification [Section 5.1.1.1](#), these features may only
578 be used on a Legacy I²C bus, never on an I3C Bus.

579 For I3C Buses with such I3C Targets, the I3C Controller must emit the first I3C Address Header with the
580 Broadcast Address (7'h7E) at a rate that is slow enough to be seen through an I²C Spike Filter. This allows
581 such an I3C Target to disable its Spike Filter once it sees the first I3C Address Header with the Broadcast
582 Address (see [Q24.1](#) and the specification at [Section 5.1.2.1.1](#)).

583 If the I3C Target does not have an I²C Static Address, then it will simply wait for the first I3C Address Header
584 from an I3C Controller (i.e., an I3C Address Header containing the Broadcast Address). Such a Target would
585 be of no value on a Legacy I²C bus, since I²C relies on each Target having a Static Address.

Note:

587 *If such an I3C Target supports any Legacy I²C features that are not allowed on an I3C Bus (e.g.,*
588 *clock stretching), then the implementer must ensure that these features are never used, unless the*
589 *Target knows with certainty that it is on a Legacy I²C bus and not on an I3C Bus.*

590 *An I3C Target must not use clock stretching on an I3C Bus, since clock stretching is not allowed (see*
591 *the specification at [Section 5.1.1.1](#)) and the SCL line is typically managed by the I3C Controller, and*
592 *is driven in Push-Pull mode.*

2.16 Address Assignment

Q16.1 Are all I3C Targets required to support Dynamic Address Assignment with the ENTDAACCC?

593 No. If an I3C Target will only be used on I3C Buses that rely on the SETAASA CCC (a Broadcast CCC that
594 auto-sets the Target's Dynamic Address from its I²C Static Address) and/or the SETDASA CCC (a Direct
595 CCC where the Controller sets the Target's Dynamic Address using a Direct CCC that references the Target's
596 I²C Static Address), then that Target will never be asked to use the ENTDAACCC. In such a case, the I3C
597 Target could participate on the I3C Bus despite not implementing ENTDAACCC support. Since both of
598 these CCCs rely on the Controller knowing that Target's I²C Static Address (and perhaps the Static Addresses
599 of all other Targets as well), these methods can save time for certain use cases, although they do impose some
600 implementation requirements on the system designer.

601 Nonetheless, MIPI Alliance strongly recommends supporting the ENTDAACCC, otherwise the Device will
602 only ever be usable on that narrow subset of I3C Buses.

Q16.2 How can an I3C Target lose its I3C Dynamic Address, and how does it become an I²C Target again?

603 Normally, once an I3C Target is assigned an I3C Dynamic Address, it will be retained until the Target is de-
604 powered. However, an I3C Target will lose its I3C Dynamic Address as a result of the RSTDAA Broadcast
605 CCC, since this resets all I3C Targets back to their initial state. After RSTDAA, I3C Targets that can also
606 operate on a Legacy I²C Bus (per [Q15.2](#)) would behave as I²C Targets, per the specification at
607 [Section 5.1.2.1.1](#).

Note:

609 *The RSTDAA Broadcast CCC is not normally used; it would only be used to assign a new Dynamic*
610 *Address, or to return I3C Targets to their initial state.*

611 An I3C Target could also lose its Dynamic Address under other circumstances, for example:

- 612 • The Device is reset by an out-of-band method, such as a pin-reset
- 613 • The Device is reset by a full Target Reset (starting with I3C v1.1) which can be invoked two
614 different ways:
 - 615 • RSTACT CCC with Defining Byte 0x02, followed by Target Reset Pattern (per the specification
616 at [Section 5.1.11.2](#))
 - 617 • Two consecutive Target Reset Patterns (per the specification at [Section 5.1.11.1](#))
- 618 • The Device goes into deepest-sleep (i.e., power down)

619 In the case of an I3C Device losing its Dynamic Address in non-standard ways, the Hot-Join mechanism
620 allows the Target to notify the Controller of the event and receive a new Dynamic Address. In cases where
621 the Controller has deliberately caused the Target to lose its Dynamic Address (e.g., by sending the RSTDAA
622 CCC, or by causing a Target reset), the I3C Controller will start a new Dynamic Address Assignment process
623 using the ENTDAACCC, SETDASA, or SETAASA CCC.

Note:

625 *See also [Q20.1](#) for Offline Mode for I3C Targets, where the Devices retain their Dynamic Addresses*
626 *through a power-down or deepest-sleep cycle.*

Q16.3 What is a Provisioned ID, and why is it needed?

627 During Bus initialization, the I3C Controller assigns a 7-bit Dynamic Address to each Device on the I3C Bus.
628 For this to happen, each Target device must have a 48-bit Provisioned ID (that is, each Target is provisioned
629 with its ID). The Provisioned ID has multiple fields, including MIPI Manufacturer ID and a vendor-defined
630 part number. The I3C Target may also have a Static Address; if the Controller knows the Static Address, it
631 allows for faster assignment of the Dynamic Address.

Q16.4 How do the first 32 bits of the Provisioned ID (PID) work? Are they random or fixed?

632 The first part of the PID contains a unique Manufacturer ID. Companies need not be MIPI Alliance members
633 to be assigned a unique Manufacturer ID.

634 The second part of the PID normally contains a part number (which is normally divided up into general and
635 specific part info for that vendor), as well as possibly an instance number which allows for multiple instances
636 of the same device on the same I3C Bus. The instance ID is usually fed from a pin-strap, fuse(s), or non-
637 volatile memory (NVM).

638 A random number may be used for the part number, although normally only for test mode, as set by the
639 Controller using the ENT TM (Enter Test Mode) CCC. When a Device that supports random values enters
640 the test mode, the PID[31:0] bits are randomized. When the Controller exits the test mode, the Devices reset
641 bits PID[31:0] to their default value.

642 **Note:**

643 *The use of a random number in the PID allows for many instances of the same Device to be attached*
644 *to a gang programmer/tester, relying on the random number to uniquely give each a Dynamic*
645 *Address. However, the random number should not be used for typical I3C applications where I3C*
646 *Devices must be uniquely identified, especially by higher-level software that runs on the Application*
647 *Host that is driving the I3C Controller.*

Q16.5 What if the Controller detects a collision during Dynamic Address Assignment with the ENT DAA CCC?

648 With most configurations this is not possible, because each Device will have its own Manufacturer ID and a
649 unique part number; as a result, no collisions are possible. But if more than one instance of the same Device
650 (product) is used on a given I3C Bus, then each such instance must have a separate instance ID; otherwise
651 there would be a collision. Likewise, if any Device is using a random number for its part number (i.e., in the
652 PID), then multiple instances from that manufacturer could collide (i.e., could have the same random value
653 that time).

654 If the Controller knows the number of Devices on the I3C Bus, then it can detect this condition: the number
655 of Dynamic Addresses assigned would be less than the expected number of Devices. If that is detected, then
656 the I3C Controller can take steps to resolve such collisions, for example by resetting all Dynamic Addresses
657 with the RST DAA CCC and restarting the process, or by declaring a system error after a set maximum
658 number (e.g., 3) of such attempts fail.

Q16.6 What CCCs must an I3C Target support before a Dynamic Address is assigned?

659 All I3C Targets must be able to process Broadcast CCCs at any time, whether or not they have been assigned
660 a Dynamic Address. I3C v1.1.1 and I3C Basic v1.1.1 clarify the I3C Target requirements (see the
661 specifications at *Section 5.1.2.1*) and also clarify which CCCs are required to be supported (see *Q18.7* and
662 the specifications at *Section 5.1.9.3*).

663 **Example:** An I3C Device may act as an I²C device before it receives its assigned Dynamic Address. However,
664 the Device is still expected to ACK the START with the Broadcast Address (7'h7E). The only exception
665 would be if the Device were to choose to remain an I²C-only device; in this case, the Device would leave any
666 50 ns spike filter enabled (see the specifications at *Section 5.1.2.1*).

667 **Note:**

668 *Devices that do recognize START with the Broadcast Address could see any CCC (not just ENT DAA,*
669 *SET DASA, or SET AASA). When determining what effect each CCC will have, these Device may take*
670 *into account whether or not the Device has received an assigned Dynamic Address. For example, if*
671 *the Device has not yet received its assigned Dynamic Address, then receipt of the RST DAA CCC*
672 *should probably have no effect.*

Q16.7 What implicit state or configuration is required for an I3C Device that supports Group Addressing?

673 Typically, an I3C Device that supports Group Addressing can be assigned to one or more Group Addresses,
674 but has the same I3C Target configuration and state as any other I3C Target (i.e., its role does not change). In
675 effect, this Device gains the ability to receive I3C transfers that are addressed (i.e., targeted) to the Group
676 Addresses to which it might be currently assigned, but the same configuration or state applies to the entire
677 Target, equally for its assigned Dynamic Address as well as any and all assigned Group Addresses.

678 For some configuration changes, the I3C Controller may use certain Direct CCCs to configure an I3C Target,
679 either individually (i.e., by sending the Direct Write or Direct SET CCC to its Dynamic Address) or in a
680 multicast manner (i.e., by sending the Direct SET CCC to the assigned Group Address). When used as a
681 multicast, the Direct CCC is received by all I3C Targets that are assigned to that Group, and all such I3C
682 Targets apply the same configuration change (if that CCC is supported), exactly as though each I3C Target
683 had received the same Direct CCC addressed to its Dynamic Address. No other internal state is required, and
684 no difference in behavior is expected, when such Direct CCCs are sent to a commonly-assigned Group
685 Address vs. each individual Dynamic Address (see the specification at **Section 5.1.9.4**).

686 For other configuration changes, specifically for Multi-Lane configuration changes (if the I3C Target
687 supports Multi-Lane transfers and separate Group Address configurations for Multi-Lane transfers, as defined
688 in specification **Section 5.3.1.1.1**), a Direct CCC sent to a Group Address is a special configuration operation,
689 and the I3C Target must store this configuration differently than it would for the equivalent Direct CCC sent
690 to its Dynamic Address. The MLANE CCC is a special case requiring different handling, where the Group
691 Address must be treated specially (i.e., differently than the MLANE CCC sent to a Dynamic Address).

692 Other Direct CCCs are defined in a different way, and the I3C Target must treat Group Addresses specially.
693 Certain Direct CCCs should never be sent to a Group Address (see the specification at **Section 5.1.2.1.3** and
694 **Section 5.1.9.4**).

695 **Note:**

696 **Section 5.1.4.4** in v1.1 of the I3C specification has a technical inaccuracy when it states that the
697 SETGRPA CCC “assigns and unassigns a Group Address” to I3C Devices. In fact, the SETGRPA
698 CCC only assigns a Group Address, it does not unassign a Group Address. This misstatement has
699 been corrected in v1.1.1 of the I3C specification.

2.17 In-Band Interrupt and Hot-Join

Q17.1 What changed with In-Band Interrupts (IBIs) in I3C v1.1.1?

700 While the definition of In-Band Interrupts has not changed in I3C v1.1.1, some of the details of the Pending
701 Read Notification contract (see specification **Section 5.1.6.2.2**) have been clarified. An I3C Target Device
702 may only queue one active Pending Read Notification (i.e., a single message that will be read with either an
703 SDR Private Read, or an HDR Generic Read) at a time; and it may now send another IBI if the I3C Controller
704 has not followed up to read the enqueued data for the Pending Read Notification:

- 705 • This IBI may be a reminder, using the same Mandatory Data Byte value that was sent earlier (i.e.,
706 it cannot be another MDB value that is also used for Pending Read Notifications).
- 707 • If so, then it is forbidden to use it to indicate that additional Pending Read Notifications are
708 waiting (i.e., that they are active and are enqueued after this notification), and the Controller is
709 not obligated to keep count of these IBIs.
- 710 • Alternatively, this IBI may also indicate an error code or some other condition (i.e., due to delayed
711 read).
- 712 • However, the I3C Target must still keep the data available to read, if it can.

Q17.2 How can an I3C Controller support Pending Read Notifications?

713 I3C Controller Devices that comply with the MIPI I3C Host Controller Interface specification (i.e., I3C HCI
714 v1.0 [MIPI02] or v1.1 [MIPI13]) can easily support Pending Read Notifications. MIPI I3C HCI already
715 defines a standard feature known as “Auto-Command” that conforms to the Pending Read Notification
716 contract and enables (in SDR Mode) automatic initiation of Private Reads or (in supported HDR Modes)
717 Generic Reads in hardware, without software intervention, based on matching MDB values in IBIs received
718 from I3C Target Devices.

719 Implementers of other I3C Controller Devices could choose to offer support for Pending Read Notifications
720 as a feature in hardware and/or firmware, with varying degrees of configurability. In situations where
721 hardware or firmware support is not feasible, an I3C Controller Device and its Host could also support this
722 in software, provided that the Host’s software upholds all the expectations in the Pending Read Notification
723 contract (see specification **Section 5.1.6.2.2**). Note that this may require the ability to pause or cancel any
724 previously enqueued Read transfers if the I3C Controller receives such an IBI with matching MDB value to
725 signal a Pending Read Notification, as this would oblige the I3C Controller or its Host to initiate a Read (i.e.,
726 SDR Private Read or HDR Generic Read) that is expected for this particular IBI.

Q17.3 What is Hot-Join?

727 The I3C Bus protocol supports a mechanism for Targets to join the I3C Bus after the Bus is already
728 configured. This mechanism is called Hot-Join. The I3C specification defines the conditions under which a
729 Target can do this, e.g., a Target must wait for a Bus Idle condition.

Q17.4 Is an I3C Target required to receive and process the Broadcast ENEC, DISEC, and other Bus-state CCCs before sending a Hot-Join Request, or before being assigned a Dynamic Address?

730 Yes. An I3C Target is expected to monitor Broadcast CCCs; the special exception is for Hot-Join Targets, as
731 explained below.

732 Under most circumstances the Target should process all supported Broadcast CCCs, however the Target is
733 specifically required to process supported Broadcast CCCs that affect Bus state. This includes the ENTHDRn
734 CCCs (which turn the HDR Exit Detector on), as well as the ENEC and DISEC CCCs for whatever events
735 the Target supports (e.g., IBI).

Note:

736
737 *As a practical matter, the I3C Primary Controller will not generally use any CCCs other than Dynamic*
738 *Address assignment while bringing up the I3C Bus. However, it is allowed to use Bus state CCCs as*
739 *needed.*

740 For a Hot-Join Target (i.e., a Target that needs to emit a Hot-Join Request to receive a Dynamic Address),
741 this rule only applies once the Target is safely on the I3C Bus and eligible to emit a Hot-Join Request. Such
742 a Target might also join the Bus without knowing the current state, so in order to know that a Broadcast CCC
743 is being sent it needs to see a period of inactivity followed by a valid START with the Broadcast Address.
744 I3C v1.1.1 and I3C Basic v1.1.1 clarify these rules for Hot-Join eligibility; see also **Q17.10**. In such cases, a
745 Target that has not yet seen a START and has also not become eligible to emit the Hot-Join Request might
746 need to wait for a Bus Available Condition (per specification **Section 5.1.3.2.2**) before it can see a START;
747 or a Bus Idle Condition (**Section 5.1.3.2.3**) before it would be eligible to pull SDA Low to initiate a START
748 to emit its own Hot-Join Request (i.e., using the standard method).

749 So, as a general rule, the Target will emit the Hot-Join Request before the I3C Controller is able to emit any
750 Broadcast CCCs. However, after that the Target may see one or more Broadcast CCCs prior to being assigned
751 a Dynamic Address.

Q17.5 Is an I3C Target required to wait the full 1 ms before it can send a Hot-Join Request?

752 **Note:**

753 *This question does not apply to I3C Basic v1.0 and I3C v1.1.*

754 In I3C v1.0, an I3C Target was required to wait 1 ms (i.e., the t_{IDLE} minimum value) before it could send a
755 Hot-Join Request. Newer versions of the I3C specification define a new t_{IDLE} minimum value of 200 μ s, since
756 that is sufficient for all valid uses. I3C v1.0 devices may choose to support that smaller delay now. I3C Basic
757 v1.0 and I3C v1.0 already support a t_{IDLE} minimum value of 200 μ s.

758 **Note:**

759 *The new t_{IDLE} minimum value of 200 μ s is safe, as SCL at High in HDR Mode cannot exceed 100 μ s*
760 *(i.e., assuming a typical duty cycle) since the minimum I3C Bus frequency being 10 KHz.*

Q17.6 Can I3C Hot-Join Target Devices be used on a Legacy I²C bus?

761 Only if they have a way to turn the Hot-Join feature off, or if passive Hot-Join is supported. (See [Q17.7](#))

762 Hot-Join Requests are not compatible with Legacy I²C controllers, so Hot-Join would have to be disabled for
763 the Target to be used on a Legacy I²C bus. The disabling of the Hot-Join feature should be done via some
764 feature that is not part of the I3C protocol (i.e., not via the DISEC CCC), since an I²C controller does not
765 support the I3C protocol.

Q17.7 Can an I3C Target support Hot-Join when used on an I3C Bus, and still function correctly on a Legacy I²C Bus?

766 Yes, but only if it supports the passive Hot-Join method defined in specification [Section 5.1.5.3](#). If the Target
767 does not support passive Hot-Join, then see [Q17.6](#).

768 Before initiating the Hot-Join Request, a Target that supports passive Hot-Join must first ensure that it is
769 actually on an I3C Bus. This can be done by waiting for a recognizable end of an SDR Frame that ends with
770 a STOP. The key difference is that in order to determine that this is actually an I3C Bus, the Target must first
771 see an SDR Frame addressed to the Broadcast Address (7'h7E / W). Following this, the Target could either
772 pull SDA Low to drive a START condition, or wait to see a START that another I3C Device initiates, before
773 emitting the Hot-Join Request (i.e., arbitrating the special Hot-Join Address 7'h02 into the Arbitrable Address
774 Header following the START).

775 **Note:**

776 *A passive Hot-Joining Target needs to see an SDR Frame that is addressed to the Broadcast Address*
777 *in order to determine that the Bus is in SDR Mode. Without this knowledge, such a Target might see*
778 *Bus activity in HDR Modes and misinterpret it as STARTs and STOPs. Alternatively, a passive*
779 *Hot-Joining Target could wait for the HDR Exit Pattern because it clearly indicates a return to SDR*
780 *Mode.*

781 *The detection of an SDR Frame that is addressed to the Broadcast Address is critical because a*
782 *passive Hot-Joining Target might not engage its timer or oscillator (i.e., to check for Bus Idle or Bus*
783 *Available condition) until it determines that it is on an I3C Bus and that the Bus is in SDR Mode.*
784 *Without this detection, such a Target will not know whether it is safe to emit the Hot-Join Request.*

785 If the Target ensures that it is indeed on an I3C Bus in this manner, then it must observe the standard behaviors
786 of an I3C Target that has not yet received a Dynamic Address, as defined in specification [Section 5.1.2.1](#).
787 The Target must acknowledge the Broadcast Address (7'h7E), which means that it is required to understand
788 and process all required CCCs, including ENEC and DISEC. Such a Target is not eligible to respond to the
789 ENTDAACCC before it has emitted the Hot-Join Request at least once.

790 A Target that supports both standard and passive Hot-Join methods is free to either A) Initiate a START, wait
791 for the appropriate time (i.e., Bus Idle condition), emit the Hot-Join Request, and then pull SDA Low like a
792 standard Hot-Joining Device; or B) Wait for a START that another I3C Device emits (i.e., after waiting for
793 Bus Idle condition).

Q17.8 Can multiple I3C Targets use the same reserved Hot-Join Address, or can multiple Hot-Joining I3C Targets raise a Hot-Join Request at the same time?

794 Yes, the reserved Hot-Join Address (7'h02) is safe even if multiple I3C Targets all simultaneously attempt to
795 emit a Hot-Join Request. If multiple I3C Targets do join the I3C Bus and all become eligible to emit the Hot-
796 Join Request (per specification *Section 5.1.5*) at the same time, then they would be expected (and allowed)
797 to all emit the Hot-Join Request at the same time. Since a Hot-Join Request is a special form of the In-Band
798 Interrupt Request with no data payload (i.e., no Mandatory Data Byte), multiple I3C Targets may all emit
799 this request at the same time, provided that they are all eligible to do so.

800 **Example:** As one I3C Target pulls SDA Low to initiate the START Request and drive the 7'h02 Hot-Join
801 Address into the Arbitrable Address Header, and the other eligible I3C Targets see this activity while they are
802 eligible, they would also emit the same Hot-Join Address and behave accordingly. This could be useful if one
803 such I3C Target supported the standard Hot-Join method and waited for the Bus Available condition, while
804 another such I3C Target only supported a passive Hot-Join method but was waiting for another I3C Device
805 to initiate a START Request.

806 Upon receiving the Hot-Join Request and responding with ACK, the Controller sends the ENTDAACCC
807 (per specification *Section 5.1.4.2*) to signal its intent to start the Dynamic Address Assignment procedure and
808 assign Dynamic Addresses to all I3C Targets that have not yet received one. Since the Dynamic Address
809 Assignment procedure inherently supports detection of multiple I3C Targets and uses Arbitration to select
810 one I3C Target at a time (i.e., for each iteration of assignment), the Controller should continue the Dynamic
811 Address Assignment procedure so it can catch all eligible I3C Targets that emitted the Hot-Join Request
812 together (as well as any that might have previously emitted the Hot-Join Request).

813 See **Q17.10** for more information about Hot-Join Requests and the specification clarifications that are new
814 for I3C v1.1.1.

Q17.9 In a Hot-Join, when should the DISEC CCC be sent? After ACK, or after NACK?

815 After the NACK is preferred, but after the ACK is also acceptable.

816 The Hot-Join mechanism allows the Controller to first NACK, and then send the DISEC CCC with the DISHJ
817 bit set to disable subsequent Hot-Join Requests. If the Controller ACKs the Hot-Join Request, then that is
818 interpreted as a promise that the Controller will eventually send the ENTDAACCC to assign a Dynamic
819 Address to the Target(s) that emitted the Hot-Join Request.

820 If the Controller were to send a subsequent DISEC CCC with the DISHJ bit set, then that would cancel this
821 promise, but it would also leave the Target(s) with no Dynamic Address.

822 **Note:**

823 *If any additional Targets joined the Bus after the DISEC CCC was sent, then they would not have*
824 *seen the DISEC CCC, and as a result would likely send their own Hot-Join Requests.*

825 See **Q17.10** for additional clarifications and updates in I3C v1.1.1 and I3C Basic v1.1.1.

Q17.10 What has changed regarding Hot-Join in I3C v1.1.1?

826 In the I3C v1.0, I3C Basic v1.0, and I3C v1.1 specifications, the requirements for Hot-Join were not clearly
827 defined and the *Annex C* Hot-Join FSM diagram did not illustrate all of the possible intended flows.

828 The I3C WG received implementer feedback on these points, and in I3C v1.1.1 clarified the normative
829 requirements for a Hot-Joining Device. The WG also added a new definition of the Hot-Join procedure which
830 is now defined separately from the Target requirements. In addition, the *Annex C* Hot-Join FSM diagram
831 now informatively illustrates a typical flow, rather than being presented as a representation of all possible
832 Hot-Join Request flows.

833 To summarize the Hot-Join changes:

- 834 • A Hot-Joining Device that has not yet raised the Hot-Join Request (i.e., an In-Band Interrupt to the
835 Reserved I3C Address of 7'h02 with Write) does not follow the standard behaviors of an I3C
836 Target that has not yet received a Dynamic Address (as defined in specification *Section 5.1.2.1*),
837 with the following exceptions:
 - 838 • If the Target supports a passive Hot-Join method (specification *Section 5.1.5.3*) and will be
839 using that method instead of the standard Hot-Join Request (which usually requires the I3C Bus
840 to go idle long enough to satisfy the Bus Idle Condition), then it must verify that the bus it is on
841 is on an I3C Bus by watching for an SDR Frame. This means that the Target must already wait
842 for a START with the 7'h7E Address. *Q17.7* provides more clarity on Targets that support
843 passive Hot-Join.
 - 844 • The Controller may choose to either ACK or NACK the Hot-Join Request, and may then send the
845 ENTDAACCC afterwards:
 - 846 • This may happen either immediately (i.e., after the next Repeated START), or later (i.e., after a
847 prolonged period). The ENTDAACCC might not be in the same SDR Frame, since the
848 Controller may choose to send this after a STOP, followed by a delay (i.e., Bus Free Condition
849 or longer) and then a START. Optionally, the Controller may initiate other transfers and/or
850 CCCs between the ACK/NACK and the ENTDAACCC.
 - 851 • In short, any valid actions are allowed between the ACK/NACK and ENTDAACCC, and the
852 Target should still respond to the ENTDAACCC appropriately. If the Target knows that it needs
853 a Dynamic Address and it has already raised the Hot-Join Request, then it should be ready to
854 respond to the ENTDAACCC when the Controller starts the Dynamic Address Assignment
855 procedure.
 - 856 • If the Controller provided an ACK to the Hot-Join Request, then any Targets that raised the
857 Hot-Join Request must remember that an ACK was provided, cease raising Hot-Join Requests,
858 and remain ready to participate in a subsequent ENTDAACCC (which the Controller should
859 send at a later time). The Target should not send a subsequent Hot-Join Request if the Controller
860 is slow to start the ENTDAACCC procedure.
 - 861 • Although providing an ACK for a Hot-Join Request is a typical flow, providing a NACK is also
862 acceptable. The Target should remain ready to respond to the ENTDAACCC in either case,
863 even if the Target receives a NACK or is told by the Controller to stop sending Hot-Join
864 Requests (i.e., using the DISEC CCC with the DISHJ bit set).
 - 865 • Note that the Controller may choose to send the DISEC CCC with the DISHJ bit set, after either
866 providing an ACK or a NACK to a Hot-Join Request (see *Q17.9*).
 - 867 • Any Targets that have already raised a Hot-Join Request are required to also respond to other
868 required CCCs, per specification *Section 5.1.2.1* which defines the standard behaviors for an I3C
869 Target that has not yet received a Dynamic Address:
 - 870 • Such Targets must acknowledge the Broadcast Address (7'h7E). This means they are required to
871 understand and process all required CCCs, including ENEC and DISEC. (Targets that support
872 passive Hot-Join methods are already required to do this, once they successfully determine that
873 they are indeed on an I3C Bus; see *Q17.7*).

04-Sep-2021

- 874 • After either providing ACK or NACK in response to the Hot-Join Request, the Controller may
875 send (and such Targets are required to properly receive) the DISEC CCC with the DISHJ bit set.
876 The Controller doing so is required to prevent any Targets that raised a Hot-Join Request and
877 received a NACK from subsequently attempting to raise a Hot-Join Request.
- 878 • Subsequently, the Controller may send (and such Targets are required to properly receive) the
879 ENEC CCC with the ENHJ bit set, to effectively re-enable Hot-Join Requests on the I3C Bus.
880 Any eligible Targets that receive this ENEC CCC and that previously received the DISEC CCC
881 with the DISHJ bit set may choose to re-send the Hot-Join Request if these Targets both (1) are
882 capable of doing so, and (2) had originally emitted a Hot-Join Request, and (3) have not yet
883 received a Dynamic Address.
- 884 • If the Active Controller is a Secondary Controller Device that is not capable of processing
885 Hot-Join or Dynamic Address Assignment, or one that wishes to defer processing to a more
886 capable Controller (i.e., to the Primary Controller), then it may choose to disable Hot-Join on
887 the I3C Bus by sending the DISEC CCC with the DISHJ bit set. It may then pass the Controller
888 Role to any other Controller-capable Device, including but not limited to the Primary Controller.

2.18 Common Command Codes (CCCs)

Q18.1 What are the differences between I3C v1.0 and I3C v1.1 in how CCCs are defined?

889 CCCs in I3C v1.1 are defined and marked differently than in I3C v1.0, in two important ways:

- 890 1. **Conditionally Required CCCs:** In the I3C v1.1 specification, *Table 16* in *Section 5.1.9.3* (i.e., the
891 main table that defines the I3C Common Command Codes) now marks every CCC as either
892 Required ('R'), Conditional ('C'), or Optional ('O'). Required and Optional retain the same
893 meanings they had in I3C v1.0, but in I3C v1.1 some CCCs have been changed to Conditional.

894 For Conditional CCCs the Description column includes a note indicating the condition(s) under
895 which the CCC is required ("Required If:"). Typical conditions would be the use of a particular
896 feature, or support for another particular CCC. If the conditions for a given Conditional CCC are
897 not met, then there is no requirement to support that CCC, and support for it can be regarded as
898 Optional.

899 **Example:** The ENTAS0 CCC is marked as Conditional and only "Required If" any of the other
900 ENTASx CCCs (i.e., ENTAS1, ENTAS2, and/or ENTAS3, all of which are Optional) are
901 supported. Of course, an implementer may choose to support the ENTAS0 CCC even if none of
902 these other Optional ENTASx CCCs are supported. But if at least one of the other ENTASx CCCs
903 are supported, then support for the ENTAS0 CCC is required for that configuration.

- 904 2. **CCCs in HDR Modes:** At the discretion of the implementer, CCCs may also be supported in any
905 supported HDR Modes. Specification *Section 5.2.1.2* defines the general concepts of CCC
906 framing while in HDR Modes, and specifies key requirements and details regarding their use
907 within an HDR Mode. In general, the use of CCCs within any HDR Mode provides the option to
908 send certain CCCs efficiently while remaining in HDR Mode (i.e., without the extra overhead of
909 exiting HDR Mode and then returning to SDR Mode). The specific CCC framing details for each
910 supported HDR Mode are listed in *Table 53* and defined in the sections specifying each HDR
911 Mode.

912 *Table 51* defines which CCCs may be supported and permitted for use in any HDR Mode, both for
913 Broadcast CCC and Direct CCC flows. Additionally, *Table 52* defines which CCCs are prohibited
914 in any HDR Mode and explains why. Since support for CCCs in HDR Modes is optional, and
915 since an implementer might choose to support a subset of CCCs from *Table 16* (i.e., those which
916 are also permitted for use, as per *Table 51* and *Table 52*), it is important for the I3C Controller to
917 know which CCCs are supported in HDR Modes. This might include CCCs set aside for Vendor /
918 Standard Extension use, or ones reserved for another MIPI Alliance WG. It is also required that
919 any CCC that is supported in any HDR Mode is supported in SDR Mode too.

920 **Note:**

921 *This last point means that if an I3C Device does not acknowledge a given CCC in a given HDR*
 922 *Mode, then the I3C Controller can determine whether that CCC is only unsupported in that HDR*
 923 *Mode (vs. is not supported at all) by retrying that same CCC in SDR Mode.*

Q18.2 Does the mandated "single-retry model" apply to all Directed Read CCCs?

924 At **Section 5.1.9.2.3** the I3C v1.1 specification states: "I3C mandates a single-retry model for Direct GET
 925 CCC Commands." Based on this statement, adopters have a general notion that the Controller is required to
 926 retry once for the Directed GET CCCs if the Target NACKs the first try. This may not be applicable for other
 927 "read" Directed CCCs (such as RSTACT, MLANE, vendor read, etc.) that are not defined for dedicated Read
 928 CCCs (i.e., CCCs that have names of the form GETxxx).

Q18.3 What has changed in CCC use or coding in I3C v1.1 or v1.1.1?

929 The coding and framing details for CCCs have been changed or extended, in three important areas:

930 1. **Direct Write/Read Commands:** In I3C v1.0, Direct CCCs were either Direct Read Commands
 931 (Direct GET CCC) or Direct Write Commands (Direct SET CCC). I3C v1.1 adds an additional
 932 Direct Write/Read Command (Direct SET/GET CCC) form: a Direct Write immediately followed
 933 by a Direct Read with the same Command Code. This form is used for alternately writing to, and
 934 then reading data from, one or more specific I3C Target Devices. The Direct Write/Read
 935 Command uses the Direct CCC framing model per specification **Section 5.1.9.2.2**.

936 **Example:** An I3C Controller might use the MLANE CCC (**Section 5.1.9.3.30**) to configure an I3C
 937 Target Device to use a specific Multi-Lane configuration using a Direct SET CCC, followed by a
 938 Direct GET CCC to read back the active Multi-Lane configuration and confirm that it was selected
 939 for operation. Using both forms of Direct SET CCC and Direct GET CCC within the same SDR
 940 frame is considered a Direct SET/GET CCC.

941 2. **Defining Byte for Directed CCCs:** In I3C v1.1, some Directed CCCs add support for a Defining
 942 Byte:

943 A. In CCC framing for SDR Mode, the coding of the initial CCC is:

S, 7'h7E, CCC_byte, Defining_Byte, Sr, Target_Addr,

944 For more framing details for SDR Mode, see **Table 15** in **Section 5.1.9.1**.

945 B. In CCC framing for HDR Modes, the Defining Byte is sent in the HDR-x CCC Header Block
 946 of type Indicator. This framing element is defined differently for each HDR Mode; for more
 947 framing details, see **Table 53** in **Section 5.2.1.2.1**.

948 Depending on the particular CCC, this Defining Byte can be used in several possible ways:

- 949 • It might define a register/code to set, either with or without additional per-Target info
- 950 • It might select a particular register/code to read, from among several available for that CCC
- 951 • It might indicate one of several completely different sub-commands, each of which might be
 952 either required or optional, as needed for the particular CCC definition and use case.

953 **Example:** When used with the MLANE CCC, a Defining Byte selects a sub-command. One sub-
 954 command might be used to read the available Multi-Lane capabilities for an I3C Target Device, as
 955 a Direct GET CCC; another sub-command might be used to either configure an I3C Target Device
 956 to use a specific Multi-Lane configuration, or read back the same active Multi-Lane configuration,
 957 as either a Direct GET CCC or a Direct SET CCC. For this use case, each Defining Byte has a
 958 different purpose and a different, specific data format.

959 **Example:** A Defining Byte for the GETCAPS CCC (see **Section 5.1.9.3.19**) selects among several
 960 different capabilities areas, to read from an I3C Target Device as a Direct GET CCC. For this use
 961 case, the Defining Byte may also indicate different formats for the data message returned by the
 962 I3C Target Device.

963 For some new Direct CCCs defined in I3C v1.1, a Defining Byte is required.

964 3. **New Optional Defining Bytes:** In I3C v1.1, some CCCs that in I3C v1.0 had no Defining Byte
965 now do have optional Defining Bytes to extend their functionality and support other new
966 behaviors. If the I3C Controller sends the CCC *without* the Defining Byte then the original
967 functionality or behavior occurs, but if the CCC is sent *with* the Defining Byte then the optional
968 extended functionality or new behavior is accessed (see **Section 5.1.9.2.2**).

969 Many Direct GET CCCs that allow optional Defining Bytes also have a method for indicating
970 whether any additional Defining Bytes are supported. This support would be indicated in the data
971 message returned by the Direct version of a particular CCC (which might be the same CCC) when
972 sent without a Defining Byte. This allows an I3C Controller to query an I3C Target Device to
973 determine whether this capability is supported. The particular CCCs that allow optional Defining
974 Bytes are defined in version 1.1 of the I3C specification at **Section 5.1.9.3**. Additionally, for I3C
975 Target Devices that support such Direct CCCs and also support any optional Defining Bytes, a
976 Defining Byte value of 0x00 generally results in the same behavior as when no Defining Byte is
977 sent.

978 **Note:**

979 *While Defining Byte support for such Direct GET CCCs is generally optional, certain Defining*
980 *Byte values are required or strongly recommended for certain use cases, or when used in*
981 *conjunction with other features or capabilities. Such Direct CCCs list these conditions or*
982 *recommendations, in addition to any changes in the format of the data message that might be*
983 *returned when a Defining Byte is used.*

984 **Example:** In I3C v1.1, an I3C Controller can use the GETSTATUS CCC (see **Section 5.1.9.3.15**)
985 to determine the operational status of an I3C Target Device. All I3C Targets support the use of
986 GETSTATUS without a Defining Byte. But if an I3C Target also supports the GETSTATUS CCC
987 with any optional Defining Bytes, then the I3C Controller may also do either of the following
988 things:

- 989 • Send the Direct GET GETSTATUS CCC with a Defining Byte of 0x00, to return the same data
990 message as if no Defining Byte were used;
- 991 • Send the Direct GET GETSTATUS CCC with any other Defining Byte value listed in **Table 24**.
992 Any I3C Target that supports that particular Defining Byte is required to ACK the CCC and
993 return an appropriate data message for that Defining Byte (i.e., not the standard Target Status).
994 For example, if a Defining Byte value of 0x91 (“SECMST”) is supported, then using this
995 Defining Byte would request the Target to return alternate status information related to the
996 Target’s Secondary Controller capabilities.

Q18.4 What are Vendor / Standard Extension CCCs, who can use them, and how are they differentiated among different uses?

997 In general, the ranges of command codes byte values that are defined for Vendor or Standards use in
998 specification **Table 16** in **Section 5.1.9.3** (i.e., the main table that defines the I3C Common Command Codes)
999 can be used by any implementer or any standards developing organization to define custom CCCs that extend
1000 I3C to accommodate new use cases. However, the definition of custom CCCs should be considered carefully
1001 because the practical issues of implementation might lead to situations where interoperability could be
1002 affected across multiple I3C Target Devices that interpret the same command code differently.

1003 For example, different implementers or standards groups might define a custom CCC using the same
1004 command code value (i.e., CCC byte value) with (for a Direct GET CCC) different interpretations of the
1005 message format that their custom Target Device should return, or (for a Direct SET CCC) different
1006 expectations about how their custom Target Device should act; or different expectations about which
1007 Defining Bytes might be supported for this CCC, for their custom Target Device. For these conflicting
1008 definitions, interoperability issues would certainly arise if the Controller used this custom CCC on an I3C
1009 Bus that used custom Target Devices from multiple implementers, or custom Target Devices that conformed
1010 to different standards published by several such standards groups. The Controller would not necessarily have
1011 knowledge of this situation until it detected protocol issues or encountered other errors.

1012 To help alleviate this situation, I3C v1.1 and I3C Basic v1.1.1 add a new SETBUSCON CCC (see
1013 specification **Section 5.1.9.3.31**) that allows the Controller to set the Bus context. This CCC informs Targets
1014 about which version of I3C is used on the Bus, and whether it is a standards-based Bus and/or a vendor-
1015 private Bus. This information allows the Target to coordinate its interpretation of extended CCCs, as well as
1016 other uses of the Bus, to match the actual current Bus context. Although the SETBUSCON feature is fully
1017 optional, it provides a powerful way to align standards-group-based uses of I3C with coordinated private
1018 uses. To foster proper coordination, SETBUSCON Context Byte values are published on the MIPI Alliance
1019 public website [*MIPIII*], and may be assigned by request.

1020 MIPI Alliance strongly recommends that standards groups utilize the SETBUSCON CCC to prevent such
1021 interoperability issues, by requesting an assigned Context Byte for their particular usage, which might include
1022 a specific interpretation of any command codes that are defined for vendor or Standards use. Additionally,
1023 such custom Target Device implementations should not enable this custom interpretation by default, until
1024 they receive the SETBUSCON CCC with an assigned Context Byte from the I3C Controller.

1025 MIPI Alliance offers a similar recommendation to implementers seeking to define custom CCCs for private
1026 use in a custom Target Device, by using similar logic in such a Target implementation to not enable this
1027 custom interpretation by default, until receiving the SETBUSCON CCC with a suitable Context Byte from
1028 the I3C Controller to explicitly enable a private interpretation.

Q18.5 How should custom CCCs be used as part of a content protocol based on I3C?

1029 For most use cases, custom CCCs (including the command codes that are defined for vendor or Standards
1030 use, see **Q18.4**) should generally be used as configuration or control commands, sent from an I3C Controller
1031 to one or more I3C Target Devices. Using custom CCCs for larger data transfers is not recommended.

1032 When considering the practical concerns of implementing support for custom CCCs in an I3C Target, it is
1033 important to note that CCCs in I3C are generally used as shorter messages that are separated from the standard
1034 content protocol (i.e., Write and Read transfers in SDR Mode, or any HDR Modes) and are not intended to
1035 interfere with normal messages sent to a Target (see **Q12.3**).

1036 Additionally, since the Command Code and Defining Byte for CCCs are sent to the I3C Broadcast Address
1037 7'h7E and rely on a special 'modality' that must be observed by all Targets, handling for custom CCCs might
1038 need to be implemented differently within the Target.

1039 With these considerations in mind, implementers should consider using custom CCCs for special purposes,
1040 taking advantage of the CCC flows and their separation from the content protocol, to affect changes to the
1041 flow or meaning of transfers that are used in their content protocol. By contrast, transfers within their content
1042 protocol (such as Write or Read transfers in SDR Mode, or any HDR Modes) should be used for

1043 data-intensive transactions. In most cases, custom CCCs should enable new mechanisms for configuring or
1044 controlling a Target Device, while transfers in their content protocol should be used for data transfers between
1045 a Controller and a Target.

1046 The following examples are provided as guidance for custom CCC definitions:

- 1047 • Configuration commands that switch between various supported formats of index or selection that
1048 might be used in a Write command, or the first phase of a two-phase Write+Read command.
- 1049 • Configuration commands that send a directed mode change to particular Targets, or broadcast
1050 mode changes to all Targets that support a particular capability or feature (if applicable).
- 1051 • Note that custom Broadcast CCCs (i.e., for vendor or Standards use) should be used with
1052 caution, as these are received by all Targets on the I3C Bus and various Targets might handle
1053 such CCCs differently (i.e., by not using a common interpretation; see *Q18.4* for guidance).
- 1054 • Control commands that switch between multiple endpoints within a Target, using a multiplex
1055 model that chooses how and where a standard Write transfer might be directed and processed, or
1056 where a Target might source the data message for a Read transfer.
- 1057 • In this case, the custom CCC acts as a command to the multiplexor logic.
- 1058 • However, such a multiplex model means that only one endpoint at a time can be selected for
1059 active use, and this might present a limitation for the use case, and might restrict the modality
1060 for using such a Target.
- 1061 • Special messages sent only to the Target hardware (i.e., the Peripheral logic) whereas the
1062 data-intensive transfers in the standard content protocol might be implemented via software or
1063 other agents that connect to the Peripheral logic, and would not need to see such special messages.
- 1064 • In this case, the Peripheral logic would be expected to offer a quick response due to CCC
1065 framing, so a shorter CCC message would offer rapid response due to the expectations based on
1066 capabilities in Peripheral logic, versus waiting for software or other agents to respond, which
1067 might lead to delays.
- 1068 • By contrast, an implementation that used Peripheral logic with software to respond to Direct
1069 GET CCCs might not be capable of successfully responding to the first such attempt, and would
1070 rely on ideal timing conditions to successfully respond to subsequent attempts.
- 1071 • Note that this might only apply to implementations that rely on software, versus
1072 implementations that handle custom CCCs natively (i.e., entirely within hardware).
- 1073 • Commands that change modes to initialize new functions or enable a new modality, which might
1074 change the interpretation of standard transfers for the content protocol (e.g., firmware download,
1075 key exchange).
- 1076 • For example, a custom CCC might act as a method for entering or exiting the modality in which
1077 the standard transfers are applied to a new purpose (such as transferring new firmware contents
1078 or key data). Upon exiting the modality, the new function of the Target would be applied based
1079 on the data transferred during the modality, and the standard content protocol would be used for
1080 subsequent operations with the new function.

1081 For other use cases that do not generally follow these guidelines, or that rely on larger message lengths for
1082 data-intensive transactions, a content protocol that primarily uses standard transfer commands (i.e., not
1083 CCCs) is strongly recommended. Using custom CCCs for data-intensive transactions on the I3C Bus might
1084 cause implementation issues for various Target Devices that are based on Peripheral logic and use “software”
1085 to handle the response for custom Direct GET CCCs. Additionally, using custom CCCs might introduce
1086 integration issues or other platform power concerns that might only appear on I3C Buses with other Target
1087 Devices which would not have been fully optimized to ignore such custom CCCs, or with other Target
1088 Devices that relied on different interpretations of custom CCCs and might not understand a particular use of
1089 SETBUSCON for the use case (as defined in *Q18.4*). For such situations, it might not be possible to predict
1090 these issues in advance until full system integration testing is performed.

1091 **Note:**

1092 *Higher-level use cases could use a mix of Write/Read transfers for the content protocol, together with*
1093 *custom CCCs for targeted configuration and control functions. Such a protocol would take advantage*
1094 *of the strengths of CCCs, as well as the ways in which CCCs are well-suited for effective changes to*
1095 *control, modes, or operational parameters of an I3C Target Device. For some specific aspects custom*
1096 *CCCs might be recommended, whereas other use cases involving multiple simultaneous endpoints*
1097 *might be better served with Virtual Target capabilities (see Q20.2).*

1098 Implementers seeking more specific guidance or recommendations should contact the I3C WG within MIPI
1099 Alliance for assistance.

Q18.6 What is the new Command Code value 0x1F for CCCs, and how should it be used?

1100 In I3C v1.1.1 and I3C Basic v1.1.1, a new dummy command code value 0x1F is defined for special use only
1101 in CCC flows for HDR Modes that require special structured protocol elements (i.e., Words or Blocks) to
1102 conform to that HDR Mode's coding. This 0x1F dummy command code has no meaning as a standard CCC.
1103 But in such special flows, it takes the place of a valid CCC and is used in a valid End-of-CCC Procedure to
1104 signal the end of CCC modality and return to that HDR Mode's standard generic HDR Write and Read
1105 transfers. Dummy command code 0x1F is currently used solely in HDR-DDR Mode, where every HDR-DDR
1106 Write must include at least one HDR-DDR Data Word.

1107 **Note:**

1108 *In I3C v1.1, the equivalent End-of-CCC Procedure was incorrectly defined. Errata 01 for I3C v1.1*
1109 *addresses this with an updated definition using this dummy command code. Implementers should*
1110 *use only the updated definition in Errata 01 (or newer), or in I3C v1.1.1 (or newer). See Q4.4.*

1111 Dummy command code 0x1F may not be used in SDR Mode, nor in any HDR Modes other than HDR-DDR
1112 Mode. Dummy command code 0x1F has no meaning as a standard CCC.

Q18.7 Which Dynamic Address Assignment CCCs is a Device required to support?

1113 In I3C v1.0 and I3C Basic v1.0, support for certain CCCs relating to Dynamic Address Assignment (DAA)
1114 was defined as always required. The SETDASA CCC was originally intended to be a quicker method of
1115 assigning the initial Dynamic Address (i.e., from a fixed Static Address). In I3C Basic v1.0, the SETAASA
1116 CCC was also added in response to a request to more quickly assign all Dynamic Addresses from such fixed
1117 Static Addresses for I3C Target Devices that support these CCCs and that also have fixed Static Addresses.
1118 In both cases, support for the ENTDAAs and SETNEWDA CCCs was defined as always required, as the
1119 SETDASA CCC was intended as a time-saving alternative for I3C Target Devices that also supported the
1120 ENTDAAs CCC.

1121 In I3C v1.1, the normative text for Dynamic Address Assignment in specification **Section 5.1.4.2** was revised
1122 to allow the Controller to end the assignment procedure early without using the ENTDAAs CCC, when it
1123 knew that all such I3C Targets already had Dynamic Addresses assigned from Static Addresses (i.e., via the
1124 SETDASA and/or SETAASA CCCs). Additionally, the SETDASA and SETAASA CCCs were defined as
1125 fully-supported options, whereas the ENTDAAs CCC was defined as required except under special conditions
1126 (i.e., if a fixed Static Address was used). The SETNEWDA CCC was changed to 'conditionally required'
1127 status. Unfortunately, the I3C v1.1 specification text incompletely defined when this CCC should be
1128 supported, and continued to rely on assumptions about the use of this CCC (in particular, assumptions about
1129 the Controller's ability to change a Target's Dynamic Address) which conflicted with the CCC's new
1130 definition as being conditionally required depending upon the use case.

1131 The I3C v1.1.1 specification resolves these conflicts and inconsistencies. The definition of the SETNEWDA
1132 CCC has been revised to clarify how it affects an I3C Target Device's assigned Dynamic Address, and when
1133 the CCC may be used.

Q18.8 Why was the RSTDAA Directed CCC deprecated, and why is it being removed?

1134 The RSTDAA CCC originally (i.e., In I3C v1.0 and I3C Basic v1.0) had a Direct CCC form which could be
1135 used to reset a Dynamic Address for a single I3C Target. The Direct CCC form of RSTDAA was deprecated
1136 In I3C v1.1 and I3C Basic v1.1.1 because it was realized that the RSTDAA CCC should not be directed to
1137 just one Target.

1138 **Note:**

1139 *A Controller that needs to reassign one Target's address can use the SETNEWDA CCC, if the Target*
1140 *supports that CCC.*

Q18.9 How is the GETMXDS CCC (maximum data speed) updated in I3C v1.1?

1141 The standard GETMXDS CCC itself was not changed in I3C v1.1, though the definition of t_{SCO} was clarified.
1142 However, the GETMXDS CCC now supports a Defining Byte value that allows the return of other forms of
1143 information. With no Defining Byte (or with a Defining Byte with value 0), the GETMXDS CCC behaves
1144 exactly the same as the original I3C v1.0 GETMXDS CCC.

Q18.10 For Secondary Controller Devices, which format of the GETMXDS Direct CCC is used with the MSTDLY Defining Byte?

1145 In I3C v1.1, specification *Section 5.1.7.3* erroneously stated that this is the GETMXDS Format 2 CCC. In
1146 fact, it is Format 3, as stated in other sections. I3C v1.1.1 corrects this error and renames the Defining Byte
1147 to CRHDLY (i.e., Controller Role Handoff DeLaY).

Q18.11 What is the new GETACCCR CCC, and how is it different from the GETACCMST CCC?

1148 In I3C v1.1.1 and I3C Basic v1.1.1, the GETACCMST CCC has been renamed to GETACCCR (GET ACccept
1149 Controller Role) because the term 'Master' has been deprecated per *Q5.1*. Note that this is only a naming
1150 change; there is no technical change. In all other respects, GETACCCR is identical to the former
1151 GETACCMST, and is used in exactly the same manner.

Q18.12 What is the new DEFTGTS CCC, and how is it different from the DEFSLVS CCC?

1152 In I3C v1.1.1 and I3C Basic v1.1.1, the DEFSLVS CCC has been renamed to DEFTGTS (DEFine list of
1153 TarGeTS) because the term 'Slave' has been deprecated per *Q5.2*. Note that this is only a naming change;
1154 there is no technical change. In all other respects, DEFTGTS is identical to the former DEFSLVS, and is used
1155 in exactly the same manner.

Q18.13 Why has the figure for the GETCAPS CCC changed?

1156 The I3C v1.1.1 specification has updated the format of the GETCAP Format 1 (Direct) CCC figure in
1157 *Section 5.1.9.3.19* to make it clearer that I3C Devices that comply with I3C version 1.1 or greater are required
1158 to return at least 2 bytes for this CCC. In earlier I3C specification versions, this figure showed four possible
1159 options, one of which allowed a single data byte (i.e., GETCAP1 alone). While this was valid for an I3C
1160 Device that complied with version 1.0 and supported the GETHDRCAP CCC (the precursor to the GETCAPS
1161 CCC), it was not helpful for new I3C Device implementers. The updated figure in v1.1.1 now shows the
1162 supported options for I3C v1.1 and higher Devices.

Q18.14 Why have some of the Defining Byte names changed for the GETCAPS, GETSTATUS, and GETMXDS CCCs?

1163 Starting with I3C and I3C Basic v1.1.1, a number of terms used in earlier versions, including the names of
1164 some Defining Bytes, have been deprecated as detailed in *Q5.1* and *Q5.2*. Note that these are only naming
1165 changes; there are no technical changes. In all other respects, these Defining Bytes are identical to the ones
1166 in earlier I3C specification versions, and are used in exactly the same manner.

Q18.15 Where is the Defining Byte for the SETXTIME CCC?

1167 In I3C v1.1 and v1.0, the SETXTIME Broadcast and Direct CCC had a Defining Byte. However, the new
1168 Direct CCC framing model introduced in I3C v1.1 used Defining Bytes differently after the Direct CCC.
1169 This was done to allow the I3C Controller to send the Defining Byte after the Command Code and before the
1170 first Repeated START; doing so gives an individual I3C Target the opportunity to ACK or NACK its Dynamic
1171 Address, based on its cached values of the Command Code and Defining Byte (see **Q18.3**). The SETXTIME
1172 CCC's definition of a Defining Byte was not aligned with this new standard framing model, which was a
1173 source of confusion.

1174 Since the SETXTIME CCC used this byte as a Sub-Command, the I3C v1.1.1 specification now clarifies this
1175 by renaming the SETXTIME CCC Defining Byte: it is now called the Sub-Command Byte, since in the
1176 Direct CCC format the byte is sent after the Dynamic Address.

Q18.16 What has changed with the ENDXFER CCC for HDR-TSP and HDR-TSL Modes?

1177 **Note:**

1178 *This question does not apply to I3C Basic.*

1179 In I3C v1.1.1, Defining Byte values 0x7F and 0x55 now describe the process of configuring and enabling
1180 Data Transfer Early Termination in addition to the previously described HDR Ternary Flow Control. In the
1181 I3C v1.1 specification this was defined as ACK/NACK only for WRITE Commands, whereas it actually
1182 applies to all HDR-Ternary Commands. The new definition of HDR Ternary Flow Control clarifies the full
1183 set of features that these Defining Bytes (as Sub-Commands) configure.

1184 Additionally, specification **Section 5.2.3.3** now provides more context for these capabilities, provides a better
1185 explanation of the default state of HDR Ternary Flow Control, and defines which of the procedures defined
1186 in its sub-sections apply when HDR Ternary Flow Control is enabled vs. is disabled.

Q18.17 What has changed with the MLANE CCC and Multi-Lane Device configuration?

1187 In I3C v1.1.1 the definition of the MLANE CCC in specification **Section 5.1.9.3.30** and details of Multi-
1188 Lane Device configuration in **Section 5.3.1.1** have been revised and re-written to improve clarity and resolve
1189 inconsistencies:

- 1190 • The MLANE CCC definition was unclear about how Group Addresses can be used with the
1191 CCC's Direct SET form. It was also unclear whether all such ML-capable I3C Devices are
1192 required to support separate ML configurations for each assigned Group Address. This has now
1193 been clarified, and the full behavior of the MLANE CCC is now described in detail.
- 1194 • Multi-Lane configuration of I3C Devices that support multiple Addresses concurrently (i.e., Group
1195 Addresses and/or multiple Dynamic Addresses as Virtual Targets) has been clarified and expanded
1196 to cover possible cases of feature intersection. I3C v1.1.1 now describes how I3C Devices handle
1197 complex configurations, including the default configuration of newly-assigned Group Addresses
1198 based on the I3C Mode and the chosen Data Transfer Coding for Multi-Lane.
- 1199 • Figures in **Section 5.3** showing sample ML Frame formats in HDR Modes included a spurious
1200 Repeated START, after the Enter HDR CCC and before Multi-Lane transfers begin in the HDR
1201 Mode. The v1.1.1 specification corrects these diagrams; they now conform to the **Section 5.2.1.3**
1202 text.
- 1203 • In addition, the I3C WG discovered complexities regarding I3C Devices that support HDR-BT
1204 Mode and its Alternate Mode Data Transfer Codings (see specification **Section 5.3.2.4.1**) with
1205 multiple Addresses. These nuanced issues were discovered after I3C v1.1's release and
1206 publication, and their full impact was only realized after deep review and investigation by
1207 implementers.
- 1208 • In the v1.1.1 specification, the definitions of HDR-BT ML Data Transfer Codings address
1209 additional inconsistencies and typographical errors.

1210 All of these I3C v1.1.1 changes are intended to clarify Multi-Lane, in order to help resolve potential
1211 implementation issues and interoperability concerns that might have resulted in differing or incorrect
1212 interpretations, including potential assumptions that there are unstated (i.e., implicitly defined) requirements.

2.19 High Data Rate (HDR) Modes

Q19.1 Does Figure 44 HDR-DDR Format apply for Command, Data, and CRC? Or only for Data?

1213

Note:

1214

This question does not apply to I3C Basic v1.0.

1215

Only for Data. The Data bytes are sent the same way as in SDR Mode. *Figure 1* shows how Data is transferred from memory to the I3C Data Line.

1216




Figure 1 Data DWORDs sent as SDR Data Bytes and HDR-DDR Data Words

1220

The Command and CRC Byte are each transferred as a packet instead:

1221

Command (MSb to LSb):

1222

- Preamble (2 bits)
- Command (8 bits)
- Target address (7 bits)
- Reserved bit (1 bit)

1223

1224

1225

1226

CRC (MSb to LSb):

1227

- Preamble (2 bits)
- Token (4 bits)
- CRC Byte (5 bits)
- Setup bits (2 bits)

1228

1229

1230

1231

Note:

1232

I3C Basic v1.1.1 and I3C v1.1+ already clarify the HDR-DDR protocol and coding details.

Q19.2 Does the Controller provide an additional CLK after the Terminate Condition and before the Restart/Exit Pattern, as shown in Figure 52 Controller Terminates Read?

1233

Note:

1234

This question does not apply to I3C Basic v1.0.

1235

No, there is an error in the I3C v1.0 specification's *Figure 52*. The beginning of the Restart/Exit Pattern should show SCL Low and SDA changing. This error was corrected in the I3C v1.1 specification and subsequent versions.

1236

1237

Q19.3 During HDR-DDR Mode CRC 5 transmission, how many clocks should the Target expect to receive?1238 **Note:**1239 *This question does not apply to I3C Basic v1.0.*

1240 The CRC transmission ends at bit 6 (counting down from bit 15), but bit 5 allows High-Z.

Q19.4 For HDR-DDR Mode transfers, how should the Controller manage the Pull-Ups at the end of the HDR-DDR Command Word?1241 **Note:**1242 *This question does not apply to I3C Basic v1.0.*

1243 Per **Q21.3** and **Q21.4**, the Controller manages its Pull-Ups to allow for ACK/NACK as well as Bus
 1244 Turnaround. The Controller sends the HDR-DDR Command Word with SDA in Active drive (i.e., Push-Pull
 1245 mode) for the Command Word until the last Parity bit (i.e., PA0), which is initially driven High. Before the
 1246 falling edge of C10 cycle, the Controller prepares for the Target to respond by disabling Push-Pull mode and
 1247 engaging an appropriate Pull-Up to keep SDA at High. After the rising edge of the next C1 cycle, the
 1248 addressed Target has the opportunity to either:

- 1249 • Accept the DDR Write or Read by pulling SDA to Low, or
- 1250 • Ignore the DDR Write or Read by leaving SDA at High

1251 **Note:**

1252 *This scheme is similar to SDR Mode's ACK/NACK scheme for the Address Header, where SDA is*
 1253 *"Parked" at High and the Target can pull SDA to Low to acknowledge the transaction.*

1254 The Controller should use the appropriate Pull-Up to enable Bus Turnaround or acceptance by the Target.
 1255 For most use cases, the Open-Drain class Pull-Up is recommended; however, the High-Keeper could also be
 1256 used, based on system design factors per specification **Section 5.1.3.1**. In either case, the Target must be able
 1257 to pull SDA to Low before the falling edge of the C1 cycle.

1258 Note that the next C1 cycle is the start of the first HDR-DDR Data Word (if the Target accepts the transfer)
 1259 and the PRE1 bit (i.e., the rising edge of the C1 cycle) is always 1'b1 per **Section 5.2.2**. Using this scheme,
 1260 the Target's response determines the preamble bits:

- 1261 • Bits 2'b10 indicate a Target ACK (i.e., accepting the DDR Write or Read) which starts the first
 1262 HDR-DDR Data Word; or
- 1263 • Bits 2'b11 indicate a Target NACK (i.e., ignoring the DDR Write or Read). The Controller then
 1264 drives the HDR Restart Pattern or HDR Exit Pattern.

Q19.5 What has changed regarding HDR Modes in I3C v1.1.1?1265 **Note:**1266 *This question does not apply to I3C Basic.*

1267 In I3C v1.1 and earlier, the flow for transitioning from ENTHDRx CCCs into HDR Modes was not fully
 1268 defined. I3C v1.1.1 fully defines the flow for transitioning from such CCCs into the first transfer in an HDR
 1269 Mode, as well as the corresponding flow transitions from the HDR Restart Pattern to the next HDR transfer
 1270 in the same HDR Mode.

Q19.6 What has changed regarding HDR Ternary Modes in I3C v1.1.1?

Note:

This question does not apply to I3C Basic.

In addition to the changes regarding ENDXFER and HDR Ternary Flow Control (see **Q18.16**), I3C v1.1.1 now includes:

- Clarifications on the use of Group Addresses for Direct CCC Read/Write segments in HDR Ternary Modes
- Configuration advisories regarding use of common HDR Ternary Flow Control with CCCs, especially when sending Direct CCCs to Group Addresses.
- Clarification to the Option 2 End of CCC Procedure, which is now similar to starting a new CCC: all I3C Targets must acknowledge the Write Command to the Broadcast Address before the Controller sends an HDR Restart Pattern to end the CCC modality and return to generic HDR Ternary Read/Write commands.

Q19.7 What has changed regarding HDR-BT Mode in I3C v1.1.1?

In addition to the Multi-Lane changes for HDR-BT Mode (see **Q18.17**), specification **Section 5.2.4** now adds:

- Definitions on how to compute the Parity bits in the HDR-BT Header Block
- Definitions and examples for the CRC-16 and CRC-32 polynomials as used for HDR-BT CRC Block checksums
- Clarifications on how the HDR-BT CRC checksum values are calculated based on the data for each HDR-BT transfer
- Correction of an error in the figure showing Direct CCC flows in HDR-BT Mode
- Clarifications on the use of Group Addresses for Direct CCC Read/Write segments in HDR-BT Mode
- Correction of a specification error concerning the use of HDR-BT CRC Blocks in CCC Flows in HDR-BT Mode
- Clarifications to the Transition_Verify byte in the HDR-BT CRC Block; Bits[4:2] are now redefined as always zero
- Added new figures in specification **Section 5.2.4.6** showing the Single-Lane format for all HDR-BT Mode structured protocol elements
- Corrections to the Dual-Lane and Quad-Lane figures for the HDR-BT Mode structured protocol elements, to resolve inconsistencies with the normative text and to show proper SDA Lane bit packing (i.e., the Transition, Transition_Control and Transition_Verify bytes)
- Detailed explanation of the Data Block Delay mechanism (formerly called the Stall [delay] mechanism), which allows an I3C Target to delay sending the next HDR-BT Data Block until it has collected enough data bytes (see **Q19.9**)
- Better explanations of HDR-BT flow control details, including a new **Section 5.2.4.7** with example HDR-BT transfers with different actions at the flow control points (i.e., the various Transition bytes)

Q19.8 Are there any issues with the HDR-BT diagrams?

1307 Yes. In the I3C v1.1 specification, **Figure 164 CRC Block for Dual Lane and Quad Lane** (i.e., the HDR-
 1308 BT CRC Block) presented the Dual Lane encoding of the CRC Block inaccurately, specifically in the
 1309 Transition_Verify byte:

- 1310 • For HDR-BT Read transfers where the Target provides the clock, the figure incorrectly indicated
 1311 the “handoff” point (where the Controller resumes driving SCL) as the C12 falling edge, i.e., the
 1312 very end of the Transition_Verify byte for Dual Lane. The text of specification **Section 5.2.4.2.**
 1313 and **Section 5.2.4.3.3**, by contrast, correctly defines the “handoff” point for Dual-Lane as the
 1314 second half-clock of the Transition_Verify byte, i.e., the C11 falling edge.
- 1315 • **Figure 164** also incorrectly showed that the SDA[0] Lane could optionally be High after the
 1316 “Park1, High-Z” on the C11\ clock cycle (i.e., Bits 4 and 6). The specification text, by contrast,
 1317 correctly defines Bits[7:2] of the Transition_Verify byte as reserved, and requires them to be set to
 1318 0. In I3C v1.1.1, the specification text now defines Bits[4:2] as always 0, with Bits[7:5] still
 1319 reserved for future definition by the MIPI I3C WG.

1320 In both points above the v1.1 specification normative text was correct, and the Dual Lane HDR-BT CRC
 1321 Block in **Figure 164** was incorrect. The “handoff” point is indeed at the C11 falling edge, not the C12 falling
 1322 edge. The I3C v1.1.1 specification clarifies these details and corrects the figure. Additionally, SDA[0] must
 1323 be driven Low for Bit 4, even if the receiver does not drive SDA[0] Low and inform the transmitter that the
 1324 CRC did not match after the “Park1, High-Z” (i.e., for the C11 falling edge).

Note:

1326 *For a Read transfer where the Target was providing clock, the “handoff” is required to occur before
 1327 the transmitter (i.e., the Target providing Read data) completes transmission of the Transition_Verify
 1328 byte. In this case, the Target must then follow the Controller’s clock, since the Controller would drive
 1329 SCL after the falling edge of C11.*

1330 **Figure 2** shows a corrected version of the relevant details for the Dual Lane HDR-BT CRC Block, focusing
 1331 on the Transition_Verify byte. The figure includes a portion of **Figure 175** from the I3C v1.1.1 specification
 1332 (see **Section 5.2.4.6**), highlighting the changes and clarifications.




Figure 2 Corrected Figure 164, CRC Block for Dual Lane

Note:

1334 *The I3C v1.1.1 specification provides clarifications and improves the descriptions of the requirements
 1335 for handling the Transition_Verify byte at the end of the CRC Block, for all defined Multi-Lane
 1336*

04-Sep-2021

1337 *configurations, including cases where the receiver fails to acknowledge the transfer. In general, the*
1338 *Controller must control SDA[0] and any other SDA[1:3] data Lanes (per the Lane configuration) due*
1339 *to the updated definition of the bit fields in the Transition_Verify byte.*

Q19.9 What is the HDR-BT Data Block Delay mechanism?

1340 This mechanism allows an I3C Target to delay sending a complete HDR-BT Data Block during an HDR-BT
1341 Read transfer, for situations where the I3C Target or its inner system was unable to fully prepare enough data
1342 bytes to fill a Data Block as part of the Read transfer in HDR-BT Mode.

1343 In I3C v1.1, the HDR-BT Data Block Delay mechanism was called the “Stall (delay) mechanism” and was
1344 not fully defined. Additionally, the name “Stall (delay)” was too easily confused with other I3C defined
1345 behaviors in which SCL clock stalling is permitted (i.e., stalling by the I3C Controller is allowed, but never
1346 stalling by an I3C Target). The confusion occurred because this HDR-BT mechanism is fundamentally
1347 different from SDR Mode SCL clock stalling, and I3C forbids SCL clock stalling in HDR-BT Mode

1348 The I3C v1.1.1 specification addresses this confusion by renaming the mechanism to more accurately reflect
1349 its definition, and by adding clearer, more complete normative details. In addition, the name of parameter
1350 “t_{BT_STALL}” was changed to “t_{BT_DBD}”.

1351 During an HDR-BT Read transfer, the Data Block Delay mechanism allows the I3C Target to transmit either:

- 1352 • A valid Data Block, which is not intended to be the last such Data Block, if the Target has a full 32
1353 bytes of data to transmit; or
- 1354 • A single Delay byte, indicating that the Target is not yet ready to transmit a Data Block and that
1355 the I3C Controller should therefore continue the Read if it wishes to receive more data.

1356 This Delay byte differs from a valid Transition_Control byte (i.e., the first byte of an HDR-BT Data Block).
1357 The I3C Target may defer sending a Data Block (i.e., by sending a Delay byte up to a maximum of 1024
1358 times) at any point of a Read transfer, before it must terminate the Read transfer. The I3C Controller also has
1359 the opportunity either to continue waiting (i.e., receiving more Delay bytes until the I3C Target has enough
1360 data), or to terminate the Read transfer at its discretion.

1361 This mechanism does not allow an I3C Target to delay sending either the CRC Block or the Last Data Block
1362 (e.g., one that might have “ragged” data).

1363 The I3C Controller determines whether the I3C Target may use the Data Byte Delay mechanism. The
1364 Controller indicates this in the Control byte of the HDR-BT Header Block that starts each HDR-BT Read
1365 transfer.

- 1366 • If the I3C Target supports this mechanism and chooses to use it for this transfer, then the Target
1367 may use the mechanism if needed.
- 1368 • If the I3C Target does not support this mechanism, or if the I3C Controller has indicated that the
1369 Data Byte Delay is not permitted, then the I3C Target must not use this mechanism, in case it
1370 encountered a situation where it was unable to fully prepare enough bytes to fill a Data Block. In
1371 such a situation, the I3C Target might be forced to end the HDR-BT Read transfer early (i.e., by
1372 sending incomplete data).

1373 This mechanism is primarily useful when the I3C Controller controls the SCL clock during the HDR-BT
1374 Read transfer, as the I3C Target would otherwise not have a method for indicating that the transfer should be
1375 slowed to match the actual rate of Data Blocks that it can reasonably produce (i.e., from its inner system that
1376 might provide the data bytes).

2.20 I3C Advanced Capabilities

Q20.1 What is Offline, and what does it mean to be Offline Capable?

1377 The Offline capability allows a Target to become inactive on the I3C Bus at some times, but then return to
1378 normal activity later. The Offline capability is now indicated in the Target's Bus Control Register (BCR).

1379 There are two basic types of Offline-capable Target:

- 1380 1. A Target that is fully inactive on the I3C Bus (e.g., is powered off) and only becomes active again
1381 as the result of some external event. Such a Target will then Hot-Join to get a new Dynamic
1382 Address.
- 1383 2. A Target that is inactive on the I3C Bus, but some portion of the Target is monitoring the Bus for
1384 either Target Reset, or the use of the Target's Dynamic Address. The monitoring portion of the
1385 Target retains the Target's Dynamic Address, even though the Target might be mostly powered-off
1386 or in deepest sleep.

1387 Such Targets can be awakened (i.e., re-activated) by a Target Reset or by the use of their Dynamic
1388 Address. They will take some time to become active on the Bus again, such as the RSTACT CCC
1389 recovery from Full Reset time. While they are offline, and while awakening, they will not be
1390 responsive to the Controller, nor will they record CCCs, nor will they necessarily retain state (e.g.,
1391 the ENEC/DISEC CCCs); as a result, the Controller will have to wait until such Targets become
1392 active, and then might also need to configure them again. This is all by private contract
1393 (agreement).

1394 See specification *Section 5.1.10.2.5* for details, both in I3C v1.0 (which does not include Target Reset) and
1395 in I3C v1.1 (which does include Target Reset).

Q20.2 What is a Virtual Target?

1396 Generally, a Virtual Target is a function of a single physical Device that represents multiple I3C Targets on
1397 the I3C Bus, such that the I3C Controller can address each of those Targets independently.

1398 In the simplest form, a Virtual Target could be one of a set of several Target Devices, all integrated into the
1399 same physical package and all sharing a common set of pins connecting them to an I3C Bus.

1400 In a more advanced form, a Virtual Target could act as one of several virtualized functions presented by a
1401 highly-integrated Device that stores a different Dynamic Address for each function. Depending on the
1402 implementation, such virtualized functions might share configuration information, and might return the same
1403 values for some CCCs.

1404 Examples could include Bridging or Routing Devices, as well as other types of Devices that expose multiple
1405 functions and use shared Peripheral logic. I3C v1.1 defines several new capabilities and features for such
1406 Virtual Targets.

1407 For details, see the I3C v1.1 specification at *Section 5.1.9.3.19*, and the *System Integrators Application Note*
1408 *for I3C [MIPI05]* at *Section 5.7*.

Q20.3 Does the I3C Bus support Bridges?

1409 Yes. Bridge Devices enable an I3C Bus to be bridged to other protocols, such as SPI, UART, etc. The
1410 SETBRGTGT (SET BRidGe TarGeT) CCC is defined to enable Bridge Devices, where the Controller either
1411 knows in advance that certain Devices are bridges, or can discover a Bridge Device during Bus initialization.

Q20.4 How does the Set Bridge Targets (SETBRGTGT) CCC differ between I3C v1.0 and I3C v1.1+?

1412 In I3C v1.1, use of this CCC is expanded to support Bridging Devices that have Dynamic Addresses, which
1413 makes multiple Bridging Devices on the same I3C Bus possible. The context of the SETBRGTGT CCC is
1414 also redefined: a Bridging Device is now one of several types of Devices that expose or present Virtual
1415 Targets. Bit[4] of the Target's Bus Configuration Register (BCR) now indicates Virtual Target capabilities.
1416 For bridged Targets that are enabled by a Bridging Device, I3C v1.1 clarifies the use of other CCCs (such as
1417 SETMRL) that address a bridged Target. The I3C v1.1 specification also clarifies that to change the Dynamic
1418 Address of a bridged Target, the SETBRGTGT CCC (not the SETNEWDA CCC) must be used.
1419 For details, see the I3C v1.1 specification at *Sections 5.1.1.2.1, 5.1.9.3.17, and 5.1.9.3.19.*

Q20.5 Does the I3C Bus enable Routing?

1420 Yes. I3C v1.1+ and I3C Basic v1.1.1 define the requirements, expectations, and configuration for Routing
1421 Devices.
1422 Routing Devices enable the creation of multiple Routes across I3C Buses. A Routing Device enables more
1423 advanced Bus topologies, and requires buffers or queues to handle transactions across each Route.
1424 A Routing Device contains a Control Function which is presented on the I3C Bus as a Virtual Target. The
1425 Controller configures the Routing Device by sending the SETROUTE CCC to its Control Function. Routes
1426 to other I3C Buses are treated as downstream targets, each of which generally has a Target Function which
1427 is also presented as a Virtual Target with its own Dynamic Address. Transactions are sent to the Route's
1428 Target Function via its Dynamic Address, and the Routing Device manages the communications on the
1429 downstream I3C Bus.
1430 For details, see the I3C v1.1 specification at *Section 5.1.9.3.20.*

Q20.6 Why does I3C allow more than one Controller on the I3C Bus? What can a Secondary Controller do that the Primary Controller can't?

1431 The system designer decides whether their system needs more than one Controller on the Bus. To provide
1432 that flexibility MIPI I3C allows this, but also does not require it. Controller Role Handoff is a well-defined
1433 and controlled mechanism in I3C; if used, it can be relied on.
1434 For most use cases, a Secondary Controller is not a required component for an I3C Bus. If your Primary
1435 Controller has all the capabilities and features that you need, and if your use of the I3C Bus wouldn't benefit
1436 from having multiple Controller-capable Devices, then you might not need a Secondary Controller.
1437 Examples where Secondary Controllers are useful:
1438 1. A Debug controller, if present, would be a Secondary Controller
1439 2. A sensor hub or other offload device can be used to continue operating during periods when the
1440 Host processor is in deep sleep (i.e., to save power)
1441 3. The system can switch between standalone use (such as IoT devices) and connected uses. For
1442 example, perhaps a USB-to-I3C cable is attached to take over temporarily.
1443 Note that Devices such as MCUs will usually be able to operate as fully-fledged Targets, as fully-fledged
1444 Primary Controllers, and as Secondary Controllers (i.e., Devices that come up as Targets but can become the
1445 Active Controller later), depending solely on the particular needs of the given system. They can simply be
1446 configured for the Bus they are on by the firmware.

Note:

1448 *This FAQ entry has been updated for I3C v1.1.1 and I3C Basic v1.1.1. In this FAQ entry, the terms*
1449 *"Primary Controller" and "Secondary Controller" refer to an I3C Device's initial configuration and*
1450 *capabilities. In other sections of this FAQ and the I3C specification, the term "Secondary Controller"*
1451 *might instead reflect a Controller-capable Device's current role, i.e., as and when it is not currently*
1452 *the "Active Controller" of the Bus. See Q13.4 for additional details.*

Q20.7 Is any time-stamping capability defined for the I3C Bus?

1453

Note:

1454

- *This question does not apply to I3C Basic v1.0.*

1455

- *I3C Basic v1.1.1 only supports Timing Control with Async Mode 0.*

1456

Yes. The I3C Bus supports an optional Timing Control mechanism which has multiple timing modes. One timing mode is synchronous (from the synchronized timing reference) and four modes are asynchronous (Target provides timestamp data). All I3C Controllers are expected to support at least Async Mode 0.

1457

1458

1459

- **Synchronous:** The Controller emits a periodic time sync that allows Targets to set their sampling time relative to this sync. This may be used in conjunction with one of the Asynchronous modes.

1460

1461

- **Asynchronous:** The Targets apply their own timestamps to the data at the time they acquire samples, permitting the Controller to time-correlate samples received from multiple different Targets or sensors.

1462

1463

1464

There are four types (timing modes) of asynchronous time controls:

1465

- **Async Mode 0:** Basic timing mode that assumes that a Target has access to a reasonably accurate and stable clock source to drive the time stamping – at least accurate for the duration of the time it has to measure (i.e., from event to IBI). A set of counters, in conjunction with IBI, are used to communicate time stamping information to the Controller.

1466

1467

1468

1469

- **Async Mode 1:** Advanced timing mode extends the Basic mode by using some mutually identifiable Bus events, like I3C START.

1470

1471

- **Async Mode 2:** High-precision timing mode that uses SCL falling edges (for SDR and HDR-DDR modes) as a common timing reference for Controller and Target. A burst oscillator is used to interpolate the time between a detected event and next SCL falling edge. For HDR-TSL and HDR-TSP modes, this timing mode uses both SDA transitions and SCL transitions as timing references.

1472

1473

1474

1475

1476

- **Async Mode 3:** Highest-precision triggerable timing mode that supports precise time triggering and measurement across multiple transducers applications like beam forming.

1477

Q20.8 Can Synchronous and Asynchronous Timing Control both be enabled at the same time?

1478

Note:

1479

This question does not apply to I3C Basic v1.0.

1480

Yes. This is allowed such that the ODR (Output Data Rate) rate controls the In-Band Interrupt (IBI) rate, and the Async Mode timestamp on the IBI indicates how long ago the sample was collected.

1481

Q20.9 Is there a way to turn off Timing Control?

1482

Note:

1483

This question does not apply to I3C Basic v1.0.

1484

Yes, the Controller can turn off Timing Control by sending the SETXTIME CCC with the value 0xFF in the Sub-Command byte.

1485

Q20.10 What has changed regarding Multi-Lane for SDR Mode?

Note:

This question does not apply to I3C Basic v1.0.

In I3C v1.1, the Data Transfer Codings for Multi-Lane in SDR Mode (SDR-ML) define the Header Byte to contain supplementary information to be sent on SDA[1] (i.e., the first Additional Data Lane) when Multi-Lane is enabled for SDR Mode. This supplementary information includes the inverse of the Address, since the Header Byte was defined to include the I3C Address Header and was intended to be received and understood by existing I3C Targets that did not necessarily support SDR-ML.

Upon review, the I3C WG realized that this method would cause implementation challenges during an Arbitrable Address Header (i.e., after a START) if the I3C Controller were required to echo any changes it saw on SDA[0] (i.e., to track changes that an I3C Target might drive during Address Arbitration) when emitting the inverse on SDA[1]. The I3C v1.1.1 specification address these issues by changing the definition of the Header Byte for SDR-ML to only require the I3C Controller to send this supplementary information on SDA[1] for the Header Byte (i.e., an Address Header) after a Repeated START. When sending the Header Byte after a START, the I3C Controller is now required to keep SDA[1] and any other Data Lanes in a High-Z state, rather than driving this supplementary information.

In SDR Mode, CCCs are always sent in 1-Lane mode, allowing all I3C Targets to track the Command Code and Defining Byte (if any) in the CCC Framing. This rule places limitations on the use of SDR-ML:

1. If SDR-ML is used, then the Targets should not rely on supplementary information on SDA[1] for the Header Byte (i.e., the Address Header); the supplemental information should be treated as optional, because 1-Lane Targets (i.e., Targets that might not support SDR-ML) must track CCC framing and flow elements but can only see SDA[0].
2. Transfers after a Repeated START that comprise Broadcast CCCs (i.e., transfers addressed to 7'h7E) must also be sent only in SDR 1-Lane mode. As a result, SDR-ML cannot be used for Broadcast CCCs in SDR Mode.
3. Transfers after a Repeated START that comprise CCC flow elements (e.g., Direct CCC segments addressed to a specific Target or Group) must only be sent in SDR 1-Lane mode. As a result, SDR-ML also cannot be used for Direct CCCs in SDR Mode.

Conditions #2 and #3 above are especially relevant because both Broadcast CCCs and Direct CCCs may be mixed in among Private Write/Read transfers in continuous SDR Mode framing (i.e., without intervening STOP Conditions). In such cases the Controller should not send the supplementary information during the Address Header, and Targets supporting SDR-ML are required not to depend on it, because they will know that the Controller is sending a CCC. Furthermore, the Controller must not use SDR-ML data byte encoding for CCCs (both Broadcast and Direct) because some Targets on the I3C Bus might not understand the encoding.

2.21 Electricals and Signaling

Q21.1 How many signal lines does I3C have?

1520 I3C has two mandatory signal lines: Data (SDA) and Clock (SCL).

1521 I3C v1.1+ and I3C Basic v1.1.1 also support optional Multi-Lane transfers, which use additional Data lines
1522 for supported I3C Modes. In Multi-Lane, the SDA line is called SDA[0] and the additional data lines are
1523 called SDA[1], SDA[2], etc.

Q21.2 Does I3C require Pull-Up resistors on the bus like I²C?

1524 Not necessarily. I3C Controllers manage an active (i.e., dynamic) Pull-Up resistance on SDA, which they
1525 can enable and disable as the Bus transitions between Open Drain and Push-Pull mode. This might be a
1526 board-level resistor that is switchable (i.e., that can be engaged/disengaged as needed, controlled by an output
1527 pin from the Controller), or internal to the Controller, or any combination of the two.

1528 **Note:**

1529 *If an I3C Bus has multiple Controller-capable Devices (i.e., one Active Controller and one or more*
1530 *Secondary Controllers), then the Active Controller manages the Pull-Up on SDA.*

Q21.3 When is the Pull-Up resistor enabled?

1531 In order to achieve higher data rates, much of the activity on the I3C Bus occurs in Push-Pull mode (i.e., with
1532 the Open Drain Pull-Up resistor disabled).

1533 However for some Bus management activities, and for backwards compatibility with I²C, Pull-Up-resistor-
1534 based Open Drain mode is enabled. Examples include:

- 1535 • Arbitration during Dynamic Address Assignment
- 1536 • Address Header following a START, which is arbitrable and can become an In-Band Interrupt
1537 Request
- 1538 • ACK/NACK during the 9th bit of an Address Header.

1539 With very few exceptions, the I3C Controller is responsible for providing an Open Drain class Pull-Up
1540 resistor when the Bus is in the Open Drain mode. See specification **Section 5.1.3.1**.

1541 **Note:**

1542 *The Open Drain class Pull-Up for SDA could either be provided internally by the Controller, or it could*
1543 *be an external device that is engaged or disengaged as needed, i.e., switchable between these*
1544 *states and controlled by a Controller output pin.*

1545 *By contrast, SCL should always be driven by the Active Controller (i.e., Push-Pull) and no Open Drain*
1546 *class Pull-Up is needed.*

Q21.4 Is a High-Keeper needed for the I3C Bus?

1547 A High-Keeper is used for Controller-to-Target and Target-to-Controller Bus handoff, as well as optionally
1548 when the Bus is idle (see **Q22.1**). The High-Keeper may be a passive weak Pull-Up resistor on the Bus, or an
1549 active weak Pull-Up (or equivalent) in the Controller. The High-Keeper is only required to be strong enough
1550 to prevent system-leakage from pulling the Bus Low. At the same time, the High-Keeper for the SDA line
1551 must be weak enough that a Target with the minimum I_{OL} driver can pull the SDA line Low within the t_{rDA}
1552 minimum period. The system designer is responsible for balancing these factors.

1553 **Note:**

1554 *A High-Keeper is required for both SDA and SCL. External High-Keepers might be required if the*
1555 *Active Controller's High-Keeper is not adequate per specification **Section 5.1.3.1**. Additionally, if an*
1556 *I3C Bus has multiple Controller-capable Devices (i.e., one Primary Controller and one or more*
1557 *Secondary Controllers), then the Active Controller is responsible for managing the High-Keeper, and*
1558 *Controllers using the Controller Role Handoff Procedure are required to engage or disengage their*
1559 *High-Keepers at the defined times during this procedure (per **Section 5.1.7.2**).*

2.22 Bus Conditions and States

Q22.1 What are some of the I3C Bus conditions when the Bus is considered inactive?

1560 In addition to Open-Drain, Pull-Up, and High-Keeper, the I3C Bus has three distinct conditions under which
1561 the Bus is considered inactive: Bus Free, Bus Available, and Bus Idle.

- 1562 • **Bus Free** condition is defined as a period occurring after a STOP and before a START and for a
1563 given duration (e.g., t_{CAS} and t_{BUF} timing).
- 1564 • **Bus Available** condition is defined as a Bus Free condition with duration of at least t_{AVAL} . A Target
1565 may only issue a START request (e.g., for In-Band Interrupt or Controller Handoff) after a Bus
1566 Available condition.
- 1567 • **Bus Idle** condition is defined to help ensure Bus stability during Hot-Join events. This condition is
1568 defined as a period during which the Bus Available condition is sustained continuously for a
1569 duration of at least t_{IDLE} .

Q22.2 When an I3C Device wishes to send an In-Band Interrupt (IBI) Request, does it need to see a STOP before a Bus Idle?

1570 For normal active I3C Targets, yes. They should only send an In-Band Interrupt (IBI) Request when they
1571 have seen a STOP and the t_{AVAL} time has elapsed (about 1 μ s), and in response to a START (but not a
1572 Repeated START).

1573 For Hot-Joining Devices using the standard Hot-Join method, they do not necessarily know the Bus condition,
1574 so they wait until the Bus is Idle (i.e., until SCL and SDA are both high for a duration of at least t_{IDLE}).

Q22.3 When can an I3C Target issue an In-Band Interrupt (IBI) Request?

1575 An I3C Target can issue the IBI in the following two ways:

- 1576 • Following a START (but not a Repeated START)
- 1577 • If no START is forthcoming within the Bus Available condition, then an I3C Target can issue a
1578 START request by pulling the SDA line Low. The I3C Controller would then complete the START
1579 condition by pulling the SCL clock line Low and taking over the SDA line.

Q22.4 What are the I3C Bus Activity States?

1580 Bus Activity States provide a mechanism for the Controller to inform the Targets about the expected
1581 upcoming levels of activity or inactivity on the Bus, in order to help Targets better manage their internal
1582 states (e.g., to save power).

1583 There are four Bus Activity States, each with an expected activity interval:

- 1584 • **Activity State 0:** Normal activity
- 1585 • **Activity State 1:** Expect quiet for at least 100 μ s
- 1586 • **Activity State 2:** Expect quiet for at least 2 ms
- 1587 • **Activity State 3:** Expect quiet for at least 50 ms

2.23 Resets and Error Handling

Q23.1 Are there any test modes in the I3C Bus?

1588 Yes. The Directed and Broadcast ENT TM CCCs (see specification *Section 5.1.9.3.8*) allow the Controller to
1589 enter and exit the test modes. Support for the ENT TM CCC is optional for I3C Targets.

1590 The I3C v1.1+ and I3C Basic v1.1.1 specifications also define an optional Defining Byte for the GETCAPS
1591 CCC: the Read Fixed Test Pattern command (see specification *Section 5.1.9.3.19*). This provides simple Bus
1592 testing that can be supported by I3C Controllers and Targets.

Q23.2 Are there any error detection and recovery methods in I3C?

1593 Yes, the I3C Bus has elaborate error detection and recovery methods. Seven Target error types (TE0 through
1594 TE6) and four Controller error types (CE0 through CE3) are defined for SDR Mode, along with suggested
1595 recovery methods. In addition, a similar set of errors is defined for each HDR Mode.

1596 **Note:**

1597 *This question has been updated for I3C v1.1+ and I3C Basic v1.1.1. These versions add new Error*
1598 *Types CE3 and DBR.*

Q23.3 What happens if the Controller crashes during a Read?

1599 An I3C Target may optionally choose to time out if it detects more than 100 μ s without an SCL edge (see
1600 specification *Section 5.1.2.3*). If that happens, the Target can abandon the Read and release SDA to avoid a
1601 Bus hang when the Controller restarts.

1602 The optional timeout of 100 μ s with no SCL activity is a recommended minimum. It does not have to be
1603 precise, but since I3C's minimum frequency is 10 KHz, anything longer than 100 μ s means that the
1604 Controller has failed to complete the Read, so the Target should High-Z the SDA line and abandon the Read.

1605 **Note:**

1606 *If the Target is in Legacy I²C mode, then it would not normally abandon the read, since there is no*
1607 *minimum frequency, and because 9 clocks by a Controller will be enough to abort the Read (since*
1608 *the 9th bit of data is ACK/NACK for a Read in Legacy I²C Mode).*

Q23.4 Is there any way to exit from an Error of Type TE0 or TE1, other than waiting for an Exit Pattern?

1609 Yes. An I3C Target may optionally watch for 60 μ s with no SCL or SDA changes to make sure that the Bus
1610 is not in HDR Mode (and therefore must be in SDR Mode). After that, it is appropriate to wait for START
1611 (assumed to be Repeated START) or STOP.

Q23.5 Can a Controller issue a STOP condition regardless of whether or not a Target has issued an acknowledgment indicating a completed transaction?

1612 The STOP can be issued anywhere the Target is not driving the SDA during SCL High. It may not be
1613 appropriate to do so in terms of completion of a message. But ACK and completed transaction do not belong
1614 together in I3C.

Q23.6 What errors are reported on the GETSTATUS Protocol Error bit?

1615 The Protocol Error Report bit on the GETSTATUS CCC is intended to report errors that have no other way
1616 of being detected unless the Device reports them. It is intended to cover parity error, CRC error, and anything
1617 else that means that a message from the Controller was lost and the Controller has no way of knowing it.

1618 The Protocol Error Report on the GETSTATUS CCC would not cover the case of TE5 errors, as they are
1619 more related to an unsupported CCC or Defining Byte (which is not a protocol error *per se*). It is also not
1620 intended for situations when the Target NACKs, because the Controller will know that an error occurred
1621 when the Target NACKs and recovers it. Errors such as Error Types TE0, TE3, TE4, and TE5 are detected
1622 by the Controller when the Target sends a NACK response, and are recovered by using the appropriate
1623 recovery methods; as a result, they need not be reported via the GETSTATUS CCC.

Q23.7 What errors does Target Error Type TE5 cover?

1624 Error Type TE5 covers illegally formatted CCCs that an I3C Target might see on the I3C Bus.
1625 Due to confusion around the use of the words “illegally formatted” in the I3C v1.0 specification, I3C v1.1
1626 more precisely defined what errors are considered to be instances of Error Type TE5. This section covers
1627 only four cases of errors, as follows.

- 1628 • The first two cases listed in I3C v1.1 are Unsupported Command Codes and Unsupported
1629 Defining Bytes (i.e., for a supported Command Code), both of which are ignored by a Target if not
1630 supported.

1631 Note that these are not strictly “illegally formatted” CCCs *per se* according to v1.1.1’s clarified
1632 definition of Error Type TE5, since the CCC format itself might be correct (if the Target happened
1633 to support that CCC). Nonetheless, a Target must still NACK any Command Code or Defining
1634 Byte that it does not support, so that the Controller will see the NACK and know that the Target is
1635 unable to respond to the CCC. In cases where these commands have a special exit condition, the
1636 Target should also still wait for the applicable exit condition.

- 1637 • The two cases addressed by Error Type TE5 are when the Controller sends the wrong RnW Bit for
1638 a Direct CCC command. That is, the Controller sends a Dynamic Address and Read bit for a
1639 Direct Write or Direct SET CCC command, or vice versa. In these cases, the Target must NACK
1640 its Address, thus notifying the Controller that an error has occurred. The Controller will then use
1641 the Retry and Escalation models.

1642 Additional Defining Bytes, or Additional Data on CCC Payloads, are not error conditions. Targets should
1643 ignore any additional unrecognized data bytes, per the specification at **Section 5.1.9.2.2**.

1644 **Note:**

1645 *In previous versions of I3C and I3C Basic, Error Type TE5 was named Error Type S5; see Q5.2 for*
1646 *name change details.*

Q23.8 Are Devices required to wait for a Repeated START or STOP, or both, to recover from Error Types TE2–TE5?

1647 Error Types TE2 through TE5 should be recovered by STOP.

1648 However:

- 1649 • **Error Types TE2, TE3, and TE5:** Vendors may optionally elect to have Devices recover from
1650 these Error Types upon seeing a Repeated START, per the transaction type. For these Error Types
1651 that support optional Repeated START recovery, STOP is the second step of escalation after
1652 Repeated START recovery.
- 1653 • **Error Type TE4:** Requires STOP recovery (the Repeated START option does not apply).

Q23.9 What has changed regarding Target Error Types in I3C v1.1.1?

1654 **Error Type TE0** (formerly named Error Type S0; see specification **Section 5.1.10.1.1**) now more clearly
1655 defines the I3C Target Address restrictions for an I3C Controller, and explains the single-bit error conditions
1656 that might occur if the restricted Addresses were used.

1657 **Error Type TE5** (formerly named Error Type S5; see **Section 5.1.10.1.6**) now only provides examples of
1658 “illegally formatted” CCCs that include an incorrect RnW bit for a Direct CCC. Error Type TE5 no longer
1659 lists unsupported CCCs as an error case (see **Q23.7**).

1660 Note that the Target requirements for handling an unsupported Command Code or unsupported
1661 Defining Byte are now defined in specification **Section 5.1.9.2.2**. Although these cases are not
1662 strictly covered by Error Type TE5, a Controller might interpret a Target’s NACK response
1663 similarly and handle it with the same recovery procedure.

1664 **Error Type TE6** (formerly named Error Type S6; see **Section 5.1.10.1.7**) now clearly defines the difference
1665 between the Target’s response to a CCC that it perceives as a Read (i.e., a Direct GET or a Direct Read) when

1666 there is an error in the RnW bit. This better explains the way that the Target should handle the error situation,
1667 i.e., when the Controller actually intended to send a Write (i.e., a Direct SET or a Direct Write).

Q23.10 When does the RSTACT CCC state clear in an I3C Target?

1668 The RSTACT state will be cleared back to default upon either:

- 1669 1. Detection of a Target Reset Pattern. This will enact the RSTACT action, and then clear the state.
- 1670 2. Detection of a completed START (but not repeated START). The RSTACT may be cleared either
1671 on that falling edge, or on the rising edge that follows.

Q23.11 What is the minimal Target Reset support required in I3C v1.1 or v1.1.1?

1672 I3C Targets that comply with I3C v1.1+ or I3C v1.1.1 must support the Target Reset Pattern, and at least the
1673 Peripheral Reset action (i.e., RSTACT CCC with Defining Byte 0x01).

1674 Although MIPI Alliance strongly recommends true support of Target Reset, such that a Controller can fully
1675 reset a Target chip when needed, it is not required. Full/Chip Reset (see specification *Section 5.1.11.4*) allows
1676 replacement of a dedicated pin that would normally be used to reset a Device.

1677 **Note:**

1678 *If supported, a Full/Chip Reset causes a typical I3C Target to return to its power-on configuration,*
1679 *which means re-enabling its I²C Spike Filter if it has one. If so, then the I3C Controller must tell the*
1680 *I3C Target to turn off its Spike Filter again (see Q24.1).*

1681 The minimal reset is a reset of the I3C peripheral, at least to a level that will allow a ‘stuck’ I3C peripheral
1682 to start working again. How much of a reset that requires is up to the Target vendor; for example, it could be
1683 handled by an internal interrupt which would allow firmware/software in the Target to handle the reset.

Q23.12 When does a Target escalate Target Reset to Full/Chip Reset?

1684 If the Target does not receive a RSTACT CCC before seeing the Target Reset Pattern, then it uses the default
1685 action of Peripheral Reset: it resets just the I3C block. If the Target again receives no RSTACT CCC before
1686 seeing a Target Reset, it then escalates to a Full/Chip Reset. It therefore retains the state after any default
1687 Peripheral Reset, so it can then activate the escalation. This state is cleared if the Target sees either an
1688 RSTACT CCC, or a GETSTATUS CCC addressed to it.

1689 **Note:**

1690 *The purpose of this mechanism is to fix a broken system or setup. Because the Target Reset Pattern*
1691 *Detector logic is normally separated both from the I3C block and from other parts of the main system,*
1692 *it will continue to work even if the rest of the chip becomes broken (e.g., clocks stopped, Bus locked*
1693 *up, etc.). This means that not seeing a RSTACT CCC would be a symptom of a large problem, so*
1694 *the Target escalates in order to recover from such a broken condition. The Target first performs a*
1695 *Peripheral Reset, in case the fault condition exists only in the I3C block itself.*

Q23.13 How is Target escalation affected when the RSTACT CCC is received?

1696 The RSTACT CCC only determines how the Target will interpret the next Target Reset Pattern that it receives,
1697 the RSTACT CCC does not alter the handling of any currently in-progress Target escalation.

1698 For this reason:

- 1699 • A Device that supports the RSTACT CCC should always prioritize RSTACT configuration over
1700 any currently occurring Target escalation.
- 1701 • Any Target escalation operation that might be in progress when the RSTACT CCC is received
1702 should be cleared.

2.24 Timing Parameters

Q24.1 Are there any special timing requirements for sending the first START with the Broadcast Address?

1703 Yes. The I3C Controller must emit the first START with the Broadcast Address (7'h7E) at Open-Drain speeds
1704 (i.e., usually I²C Fm+ timings) so that I3C Targets with I²C Spike Filters (per **Q15.4**) will be able to see the
1705 I3C Broadcast Address, and then as a result turn off the Spike Filter (per the specification at
1706 **Section 5.1.2.1.1**).

1707 **Note:**

1708 *If another I3C Target arbitrates its own Address (or the special reserved address for a Hot-Join*
1709 *Request) into this Address Header and thereby wins arbitration, then the I3C Controller must repeat*
1710 *this special Address Header.*

1711 *If such an I3C Target supports Full/Chip Reset using the Target Reset Pattern (which might be*
1712 *preceded by the RSTACT CCC; see specification **Section 5.1.11.4**), then it will most likely re-enable*
1713 *its I²C Spike Filter after such a Full/Chip Reset. In this case, the I3C Controller must emit the START*
1714 *condition with the Broadcast Address (7'h7E) at Open-Drain speeds again, so that the I3C Target*
1715 *can turn off the Spike Filter.*

1716 However, if the Controller knows that none of the I3C Targets has a Spike Filter, then it may omit this.
1717 Similarly, if the Controller knows that all of the I3C Targets have accurate Spike Filters, then it may use the
1718 I3C 2.5 MHz Open-Drain speed (i.e., 200 ns Low, 200 ns High).

Q24.2 What is the I3C Open-Drain t_{High} Max? Table 10 shows it as 41 ns, but a Note says it may be longer

1719 In the I3C v1.1 specification, **Table 110 I3C Open Draining Timing Parameters** shows the t_{High} symbol
1720 maximum value as 41 ns, and Note 4 states “t_{High} may be exceeded when the signals can be safely seen by
1721 I²C Targets”. This means that a 41 ns t_{High} will ensure that no Legacy I²C Target will see the SCL changes,
1722 and so no Legacy I²C Target will interpret the START followed by the Address phase nor the ACK/NACK.
1723 If there is no harm with a Legacy I²C Target on the I3C Bus seeing the clocks, then the Controller may use a
1724 much longer t_{High}. For example, Legacy I²C Targets will see the STOP and then a START. It is acceptable for
1725 them to see the Address that follows (arbitrated or not), since none of those Addresses will match their own
1726 Address. However, as the t_{Low} may well be 200 ns, this may present problems for any Legacy I²C Targets not
1727 fast enough to correctly handle a 200 ns Low period.

1728 In the I3C v1.1.1 specification, the parameters are defined in the equivalent **Table 122**. In the I3C Basic
1729 v1.1.1 specification, the parameters are defined in the equivalent **Table 86**.

Q24.3 How should t_{SCO} timing be interpreted?

1730 This is extensively covered in the I3C v1.1+ and I3C Basic v1.1.1 specifications at **Section 5.1.9.3.18**.

Q24.4 If a Device has a t_{SCO} value greater than 12 ns, does that mean it doesn't qualify as an I3C Device?

1731 **Note:**

1732 *This question does not apply to I3C Basic v1.0.*

1733 No. The t_{SCO} (Clock-to-Data Turnaround delay time) parameter is information provided by Target Devices
1734 so that system designers can properly compute the maximum effective frequency for reads on the Bus. The
1735 t_{SCO} number is meant to be used together with the line capacitance (trace length) and number of Targets and
1736 stubs (if present).

1737 However, I3C Targets with t_{SCO} delay greater than 12 ns must do all of the following:

- 1738 • Set the Limitation bit in the Bus Characteristics Register (BCR) to 1'b1
- 1739 • Set the Clock-to-Data Turnaround field of the maxRD Byte to 3'b111
- 1740 • Communicate the t_{SCO} value to the Controller by private agreement (i.e., product datasheet)

1741 **Note:**

1742 *I3C Basic v1.0 and I3C v1.1+ already clarify these aspects of communications in I3C.*

Q24.5 How do t_{CBSr} and t_{CASr} timing differ between I3C v1.1 and I3C v1.0?

1743 In I3C v1.0, parameter t_{CASr} 's minimum value was t_{CASmin} . In I3C v1.1, this was reduced to $t_{CASmin}/2$. Since
1744 satisfying this reduced duration might be challenging for some Targets, the Controller is required to provide
1745 suitable timing, i.e., is required to accommodate the slowest Devices on the Bus.

1746 In version 1.1 of the I3C specification, a new Note clarifying this point was added to **Table 111 I3C Push-
1747 Pull Timing Parameters for SDR, ML, HDR-DDR, and HDR-BT Modes** (in **Section 6.2**):

1748 *9) Targets with speed limitations inform the Controller via the Bus Characteristics Register (BCR)
1749 that the minimum may not be acceptable. As a result, if the given SCL HIGH period is 50 ns or greater,
1750 then the Controller needs to accommodate for Legacy I²C Devices that might see it.*

1751 In the I3C v1.1.1 specification, this Note appears in the equivalent **Table 123**. In the I3C Basic v1.1.1
1752 specification, it appears in the equivalent **Table 87**.

3 Terminology

1753 See also *Section 2* in the MIPI I3C Specification *[MIPI01][MIPI10][MIPI12]*.

3.1 Definitions

1754 **Bus Available:** I3C Bus condition in which a Device is able to initiate a transaction on the Bus.

1755 **Bus Free:** I3C Bus condition after a STOP and before a START with a duration of at least t_{CAS} .

1756 **Bus Idle:** An extended duration of the Bus Free condition, during which Devices may attempt to Hot-Join
1757 the I3C Bus.

1758 **Controller:** The I3C Bus Device that is controlling the Bus. (I3C and I3C Basic versions prior to v1.1.1 used
1759 the deprecated term Master.)

1760 **High-Keeper:** A weak Pull-Up type Device used when SDA, and sometimes SCL, is in High-Z with respect
1761 to all Devices.

1762 **Hot-Join:** Targets that join the I3C Bus after it is already started, whether because they were not powered
1763 previously or because they were physically inserted into the Bus. The Hot-Join mechanism allows the Target
1764 to notify the Controller that it is ready to get a Dynamic Address.

1765 **In-Band Interrupt (IBI):** A method whereby a Target Device emits its Address into the arbitrated Address
1766 header on the I3C Bus to notify the Controller of an interrupt.

1767 **Master:** Deprecated term used in I3C and I3C Basic versions prior to v1.1.1. See Controller.

1768 **Primary Controller:** Controller-capable Device that has initial control of the I3C Bus. Formerly called
1769 “Main Master”.

1770 **Slave:** Deprecated term used in I3C and I3C Basic versions prior to v1.1.1. See Target.

1771 **Target:** An I3C Target Device can only respond to either Common or individual commands from a Controller.
1772 (I3C and I3C Basic versions prior to v1.1.1 used the deprecated term Slave.)

3.2 Abbreviations

1773 ACK Short for “acknowledge” (an I3C Bus operation)

1774 DisCo Discovery and Configuration (family of MIPI Alliance interface specifications)

1775 e.g. For example (Latin: *exempli gratia*)

1776 i.e. That is (Latin: *id est*)

3.3 Acronyms

1777	See also the acronyms defined in the MIPI I3C Specification <i>[MIP101][MIP110][MIP112]</i> .
1778	CCC Common Command Code (an I3C common command or its unique code number)
1779	CTS Conformance Test Suite
1780	DAA Dynamic Address Assignment (an I3C Bus operation)
1781	FAQ Frequently Asked Questions
1782	HCI Host Controller Interface (a MIPI Alliance interface specification <i>[MIP102] [MIP113]</i>)
1783	HDR High Data Rate (a set of I3C Bus Modes)
1784	HDR-BT HDR Bulk Transfer (an I3C Bus Mode)
1785	HDR-DDR HDR Double Data Rate (an I3C Bus Mode)
1786	HDR-TSL HDR Ternary Symbol Legacy (an I3C Bus Mode)
1787	HDR-TSP HDR Ternary Symbol for Pure Bus (an I3C Bus Mode)
1788	I3C Improved Inter Integrated Circuit (a MIPI Alliance interface specification
1789	<i>[MIP101][MIP110][MIP112]</i>)
1790	IBI In-Band Interrupt (an I3C Bus feature)
1791	ML Multi-Lane (an I3C Bus feature, and set of Data Transfer Codings for I3C Bus Modes)
1792	ODR Output Data Rate
1793	SCL Serial Clock (an I3C Bus line)
1794	SDA Serial Data (an I3C Bus line)
1795	SDR Single Data Rate (an I3C Bus Mode)
1796	SPI Serial Peripheral Interface (an interface specification)

4 References

- 1797 [MIP101] *MIPI Alliance Specification for I3C[®] (Improved Inter Integrated Circuit)*, version 1.0,
1798 MIPI Alliance, Inc., 23 December 2016 (Adopted 31 December 2016).
- 1799 [MIP102] *MIPI Alliance Specification for I3C Host Controller Interface (I3C HCISM)*, version 1.0,
1800 MIPI Alliance, Inc., 29 September 2017 (Adopted 4 April 2018).
- 1801 [MIP103] *MIPI Alliance Specification for Discovery and Configuration (DisCoSM)*, version 1.0,
1802 MIPI Alliance, Inc., 1 July 2016 (Adopted 28 December 2016).
- 1803 [MIP104] *MIPI Alliance DisCoSM Specification for I3CSM*, version 1.0, MIPI Alliance, Inc.,
1804 25 January 2019 (Adopted 18 June 2019).
- 1805 [MIP105] *MIPI Alliance System Integrators Application Note for I3C[®] v1.0 and I3C BasicSM v1.0*,
1806 App Note version 1.0, MIPI Alliance, Inc., 8 December 2018 (approved
1807 8 December 2018).
- 1808 [MIP106] *MIPI Alliance Specification for Camera Serial Interface 2 (CSI-2SM)*, version 4.0,
1809 MIPI Alliance, Inc., In press.
- 1810 [MIP107] *MIPI Alliance Specification for Debug for I3CSM*, version 1.0, MIPI Alliance, Inc.,
1811 21 April 2020 (Adopted 4 September 2020).
- 1812 [MIP108] *MIPI Alliance Specification for Virtual GPIO Interface (VGISM)*, version 1.0,
1813 MIPI Alliance, Inc., In press.
- 1814 [MIP109] *MIPI Alliance Conformance Test Suite (CTS) for I3CSM v1.1.1 and I3C Basic v1.1.1*,
1815 CTS version 1.0, MIPI Alliance, Inc., 4 August 2021 (approved 5 August 2021).
- 1816 [MIP110] *MIPI Alliance Specification for I3C BasicSM (Improved Inter Integrated Circuit)*,
1817 version 1.0, MIPI Alliance, Inc., 19 July 2018 (Adopted 8 October 2018).
- 1818 [MIP111] MIPI Alliance, Inc., “I3C SETBUSCON Table”,
1819 https://www.mipi.org/MIPI_I3C_bus_context_byte_values_public.html, last accessed
1820 4 September 2021.
- 1821 [MIP112] *MIPI Alliance Specification for I3C[®] (Improved Inter Integrated Circuit)*, version 1.1,
1822 MIPI Alliance, Inc., 27 November 2019 (Adopted 11 December 2019).
- 1823 [MIP113] *MIPI Alliance Specification for I3C Host Controller Interface (I3C HCISM)*, version 1.1,
1824 MIPI Alliance, Inc., 20 May 2021 (Adopted 20 May 2021).
- 1825 [MIP114] *MIPI Alliance Specification for I3C[®] (Improved Inter Integrated Circuit)*, version 1.1.1,
1826 MIPI Alliance, Inc., 11 June 2021 (Adopted 8 June 2021).
- 1827 [MIP115] *MIPI Alliance Specification for I3C BasicSM (Improved Inter Integrated Circuit)*,
1828 version 1.1.1, MIPI Alliance, Inc., 9 June 2021 (Adopted 21 July 2021).
- 1829 **Note:**
1830 *Version number v1.1 was not used for I3C Basic.*
- 1831 [MIP116] *MIPI Alliance Specification for Debug for I3CSM*, version 1.1, MIPI Alliance, Inc.,
1832 In press.
- 1833 [LINUX01] Linux Kernel Patches for I3C subsystem, <https://patchwork.kernel.org/project/linux-i3c/list/>, last accessed 4 September 2021.
1834

This page intentionally left blank.